Abstract
One of the major factors which contribute to the power consumption in CMOS combinational logic circuits is the switching activities in the circuits. Many of such switching activities are due to spurious pulses, called glitches. In this paper, we propose a new model for describing signals that contain glitches, called G-vector. Unlike the previous works in which their primary concern is modeling the propagation of glitches to count the number of glitches in the circuits, our G-vector provides a general, but effective model for generation, propagation and elimination of glitches, enabling us to not only count the number of glitches but also locate the glitches so that such information can be utilized by system tools for the reduction of the number of glitches in the circuits. We provide a set of experimental results to demonstrate the effectiveness of our model.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A.P. Chandrakasan and R.W. Broderson, Low Power Digital CMOS Design, Norwell, MA: Kluwer Academic Publishers, 1995, pp. 473–484.
M. Pedram, "Power minimization in IC Design: Principles and Applications," ACM Transactions on Design Automation of Electronic Systems, vol. 1, no. 1, 1996, pp. 3–56.
M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, New York: Computer Science Press, 1990.
M.A. Breuer and L. Harrison, "Procedures for Eliminating Static and Dynamic Hazards in Test Generation," IEEE Transactions on Computers,vol. C-23, no. 10, 1974, pp. 1069–1078.
P. Hayes, "Uncertainty, Energy, and Multiple-Valued Logics," IEEE Transactions on Computers,vol. C-35, no. 2, 1986, pp. 107–114.
D.W. Lewis, "Hazard detection by a quninary simulation of logic devices with bounded propagation delays," in Proceedings of 9th Design Automation Workshop, 1972, pp. 157–164.
A.A. Ghosh, S. Devadas, K. Keutzer, and J. White, "Estimation of average switching activity in combinational and sequential circuits," in Proceedings of Design Automation Conference, 1992, pp. 68–73.
C.-S. Ding, Q. Wu, C.-T. Hsieh, and M. Pedram, "Stratified Random Sampling for Power Estimation," IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 17, no. 6, 1998, pp. 465–471.
R. Murgai, R.K. Brayton, and A. Sangiovanni-Vincentelli, "Decomposition of logic functions for minimum transition activity," in Proceedings of European Design and Test Conference, 1995, pp. 404–410.
F. Najm, "Transition density, a stochastic measure of activity in digital circuits," in Proceedings of International Conference on Computer-Aided Design, 1991, pp. 644–649.
M. Favalli and L. Benini, "Analysis of glitch power dissipation in CMOS ICs," International Workshop on Low Power Design, 1995, pp. 123–128.
H. Mehta, M. Borah, R.M. Owens, and M.J. Irwin, "Accurate estimation of combinational circuit activity," in Proceedings of Design Automation Conference, 1995, pp. 618–622.
R. Burch, F. Najm, P. Yang, and I. Hajj, "A Monte Carlo Approach for Power Estimation," IEEE Transactions on VLSI Systems, vol. 1, no. 1, 1993, pp. 63–71.
R. Burch, F. Najm, P. Yang, and D. Hocevar, "Pattern independent current estimation for reliability analysis of CMOS circuits," in Proceedings of Design Automation Conference, 1988, pp. 294–299.
F. Najm, R. Burch, P. Yang, and I. Hajj, "Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits," IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 9, no. 4, 1990, pp. 294–299.
Sasan Iman and Massoud Pedram, "An Approach for Multilevel Logic Optimization Targeting Low Power," IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 15, no. 8, 1996, pp. 889–901.
R. Marculescu, D. Marculescu, and M. Pedram, "Probabilistic Modeling of Dependencies During Switching Activity Analysis," IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 17, no. 2, 1998, pp. 73–83.
C.-S. Ding, C.-Y. Tsui, and M. Pedram, "Gate-Level Power Estimation Using Tagged Probabilistic Simulation," IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 17, no. 11, 1998, pp. 1099–1107.
D.A. Huffman, "A method for the construction of minimum redundancy codes," in Proceedings of the IRE, Sep. 1952, vol. 40, pp. 1098–1101.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Chung, KS., Kim, T. & Liu, C. G-vector: A New Model for Glitch Analysis in Logic Circuits. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 27, 235–251 (2001). https://doi.org/10.1023/A:1008139232134
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008139232134