Abstract
Redundant Implementations of Multi-dimensional CORDIC algorithms are presented where the carry-ripple additions are replaced by carry-free signed-digit additions. Both folded (iterative) and unfolded (pipelined) architectures are considered in the redundant implementation. Furthermore, the scaling iterations are merged with the unscaled CORDIC iterations in the folded CORDIC architecture in order to reduce the overall computation time of one CORDIC operation. The redundant multidimensional CORDIC is then applied to the singular value decomposition of complex matrices, with either a folded or an on-line architecture. The resulting processing speed is higher than with alternative approaches based on 2-D CORDIC.
Similar content being viewed by others
References
J.E. Volder, “The CORDIC Trigonometric Computing Technique,” IRE Trans. Electronics Computers, vol. EC-8, no.3, 1959, pp. 330–334.
J.S. Walther, “A Unified Algorithm for Elementary Functions,” AFIPS Conf. Proc., vol. 38, 1971, pp. 389–385.
Y.H. Hu, “CORDIC-Based VLSI Architecture for Digital Signal Processing,” IEEE Signal Processing Mag., vol. 9, no.3, 1992, pp. 17–35.
M.D. Ercegovac and T. Lang, “Redundant and On-line CORDIC: Application to Matrix to Matrix Triangularization and SVD,” IEEE Trans. Computers, vol. 39, no.6, 1990, pp. 725–740.
N. Takagi, T. Asada, and S. Yajima, “Redundant CORDIC Methods with a Constant Scale Factor for Sine and Cosine Computation,” IEEE Trans. Computers, vol. 40, no.9, 1991, pp. 989–995.
J.-A. Lee and T. Lang, “Constant-Factor Redundant CORDIC Angle Calculation and Rotation,” IEEE Trans. Computers, vol. 41, no.8, 1992, pp. 1016–1025.
S.-F. Hsiao and J.-M. Delosme, “Householder CORDIC Algorithm,” IEEE Trans. Computers, vol. 44, no.8, 1995, pp. 990–1001.
S.-F. Hsiao and J.-M. Delosme, “Parallel Singular Value Decomposition of Complex Matrices Using Multi-dimensional CORDIC Algorithms,” IEEE Trans. Signal Processing, vol. 44, no.3, 1996, pp. 685–697.
J.-M. Delosme and S.F. Hsiao, “CORDIC Algorithms in Four Dimensions,” Advanced Algorithms and Architectures for Signal Processing IV; Proc. SPIE 1348, 1990, pp. 349–360.
A. Vandemeulebroecke, E. Vanzieleghem, T. Denayer, and P.G.A. Jespers, “A New Carry-Free Division Algorithm and its Application to a Single-Chip 1024-b RSA Processor,” IEEE J. of Solid-State Circuits, vol. 25, no.3, 1990, pp. 748–765.
R.P. Brent and F.T. Luk, “The Solution of Singular-Value and Symmetric Eigenvalue Problems on Multiprocessor Arrays,” SIAM J. Sci. Stat. Compt., vol. 6, no.1, 1985, pp. 69–84.
J.R. Cavallaro and F.T. Luk, “CORDIC Arithmetic for an SVD Processor,” Journal of Parallel and Distributed Computing, vol. 5, no.3, 1988, pp. 271–290.
J.R. Cavallaro and A.C. Elster, “A CORDIC Processor Array for the SVD of a Complex Matrix,” in SVD and Signal Processing II, R. Vaccaro (Ed.), Elsevier Science, 1991, pp. 227–239.
J.-M. Delosme, “Bit-Level Systolic Algorithms for Real Symmetric and Hermitian Eigenvalue Problems,” Journal of VLSI Signal Processing, vol. 4, no.1, 1992, pp. 69–88.
B. Yang and J.F. Böhme, “Reducing the Computations of the Singular Value Decomposition Array Given by Brent and Luk,” SIAM J. Matrix Anal. Appl., vol. 12, no.4, 1991, pp. 713–725.
N.D. Hemkumar and J.R. Cavallaro, “Redundant and On-Line CORDIC for Unitary Transformations,” IEEE Trans. Computers, vol. 43, no.8, 1994, pp. 941–954.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Hsiao, SF., Lau, CY. & Delosme, JM. Redundant Constant-Factor Implementation of Multi-Dimensional CORDIC and Its Application to Complex SVD. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 25, 155–166 (2000). https://doi.org/10.1023/A:1008171023241
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008171023241