Skip to main content
SpringerLink
Log in

Energy-Delay Efficient Data Storage and Transfer Architectures and Methodologies: Current Solutions and Remaining Problems

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

Recent experiments for the realisation of data-dominated multi-media applications have clearly demonstrated that the main power (and largely also area) cost is situated in the memory units and the (bus) communication hardware. On the custom hardware side, several system level memory management related methodologies are being proposed which promise very large savings on power and also on area while still meeting the real-time constraints. Unfortunately, on the software side these methodologies are not applicable as such. In order to alleviate this situation for systems-on-a-chip with a heterogeneous mix of processors, novel methodology and architecture approaches are required. In this research summary paper, the currently available solutions will be reviewed and some major problems to be solved in the future are identified.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. I. Verbauwhede, F. Catthoor, J. Vandewalle, and H. De Man, "Background memory management for the synthesis of algebraic algorithms on multi-processor DSP chips," Proc. VLSI'89, Int. Conf. on VLSI, Munich, Germany, pp. 209–218, Aug. 1989.

  2. P. Lippens, J. van Meerbergen, W. Verhaegh, and A. van der Werf, "Allocation of multiport memories for hierarchical data streams," Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara, CA, Nov. 1993.

  3. T.H. Meng, B. Gordon, E. Tsern, and A. Hung, "Portable videoon-demand in wireless communication," special issue on "Low power electronics" of the Proceedings of the IEEE, Vol. 83, No. 4, pp. 659–680, April 1995.

    Article  MATH  Google Scholar 

  4. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power signal processing systems," IEEE Workshop on VLSI Signal Processing, La Jolla, CA, Oct. 1994. Also in VLSI Signal Processing VII, J. Rabaey, P. Chau, and J. Eldon <nt>(Eds.)</nt>, IEEE Press, New York, pp. 178–187, 1994.

    Google Scholar 

  5. V. Tiwari, S. Malik, and A.Wolfe, "Power analysis of embedded software: A first step towards software power minimization," Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara, CA, pp. 384–390, Nov. 1994.

  6. R. Gonzales and M. Horowitz, "Energy dissipation in generalpurpose microprocessors," IEEE J. Solid-State Circ., Vol. SC-31, No. 9, pp.1277–1283, Sept. 1996.

    Article  Google Scholar 

  7. L. Nachtergaele, F. Catthoor, B. Kapoor, D. Moolenaar, and S. Janssens, "Low power storage exploration for H.263 video decoder," IEEEWorkshop on VLSI Signal Processing, Monterey, CA, Oct. 1996. Also in VLSI Signal Processing IX, W. Burleson, K. Konstantinides, and T. Meng <nt>(Eds.)</nt>, IEEE Press, New York, pp. 116–125, 1996.

    Google Scholar 

  8. F. Catthoor, S. Wuytack, E. De Greef, F. Franssen, L. Nachtergaele, and H. De Man, "System-level transformations for low power data transfer and storage," in paper collection on Low power design, B. Brodersen and A. Chandrakasan <nt>(Eds.)</nt>, IEEE Press, 1998.

  9. G. Goossens, I. Bolsens, B. Lin, and F. Catthoor, "Design of heterogeneous ICs for mobile and personal communication systems," Proc. IEEE Int. Conf. Comp. Aided Design, San Jose, CA, pp. 524–531, Nov. 1994.

  10. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression–A survey," Proc. of the IEEE, invited paper, Vol. 83, No. 2, pp. 220–246, Feb. 1995.

    Article  Google Scholar 

  11. R.W. Brodersen, "The network computer and its future," Proc. IEEE Int. Solid-State Circ. Conf., San Francisco, CA, pp. 32–36, Feb. 1997.

  12. D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T. Mozdzen, "Power conscious CAD tools and methodologies: A perspective," special issue on "Low power design" of the Proceedings of the IEEE, Vol. 83, No. 4, pp. 570–594, April 1995.

    Article  Google Scholar 

  13. J. Armer, J-M. Bard, B. Canfield, D. Charlot, S. Freeman, A. Graf, R. Kessler, G. Lamouroux, W. Mayweather, M. Patti, P. Paul, A. Pirson, F. Rominger, and D. Teichner, "A chip set for MPEGF2 video encoding," Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, pp. 401–404, May 1995.

  14. L. Nachtergaele, D. Moolenaar, B. Vanhoof, F. Catthoor, and H. De Man, "System-level power optimization of video codecs on embedded cores: A systematic approach," special issue on Future Directions in the Design and Implementation of DSP Systems, Wayne Burleson and Konstantinos Konstantinides <nt>(Eds.)</nt> of Journal of VLSI Signal Processing, Vol. 18, No. 2, Kluwer, Boston, pp. 89–110, Feb. 1998.

    Google Scholar 

  15. T. Matsumura <nt>et al.</nt>, "A chip set architecture for programmable real-time MPEG2 video encoder," Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, pp. 393–396, May 1995.

  16. S. Nakagawa, K. Kawamoto, T. Yamanaka, H. Ohkuma, Y. Habara, S. Masuda, H. Nakagawa, K. Nishigaki, K. Ishida, A. Maeda, and M.Yoshimoteo, "A single chip 5GOPSmacroblocklevel pixel processor for MPEG2 real-time encoding,"Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, pp. 397–400, May 1995.

  17. P. Pirsch, H.-J. Stolberg, Y.-K. Chen, and S.Y. Kung, "Implementation of Media Processors," IEEE Signal Processing Magazine, No. 7, pp. 48–51, July 1997.

  18. D.A. Patterson and J.L. Hennessy, "Computer Organisation and Design: The Hardware/Software Interface," Morgan Kaufmann Publishers, NY, 1994.

    Google Scholar 

  19. T. Halfhill and J. Montgomery, "Chip fashion: Multi-media chips," Byte Magazine, pp. 171–178, Nov. 1995.

  20. F. Catthoor, "Energy-delay efficient data storage and transfer architectures: Circuit technology versus design methodology solutions," Proc. 1st ACM/IEEE Design and Test in Europe Conf., invited paper, Paris, France, Feb. 1998.

  21. V. Tiwari, D. Singh, S. Rajgopla, G. Mehta, R. Patel, and F. Baez, "Reducing power in high-performance microprocessors," Proc. 35th ACM/IEEE Design Automation Conf., San Francisco, CA, June 1998.

  22. N. Hajj, C. Polycronopoulous, and G. Stamoulis, "Architectural and compiler support for energy reduction in the memory hierarchy of high-performance microprocessors," Proc. IEEE Intnl. Symp. on Low Power Design, Monterey, CA, pp. 70–75, Aug. 1998

  23. P. Balietto, M. Maresca, M. Migliardi, and N. Zingirian, "Image processing on high-performance RISC systems," Proc. of the IEEE, invited paper, Vol. 84, No. 7, pp. 917–930, July 1996.

    Article  Google Scholar 

  24. R. Comerford and G. Watson <nt>(Eds.)</nt>, "Memory catches up," IEEE Spectrum, pp. 34–57, Oct. 1992.

  25. S. Przybylski, "New DRAM architectures," tutorial at IEEE Int. Solid-State Circ. Conf., San Francisco, CA, Feb. 1997.

  26. K. Itoh, K. Sasaki, and Y. Nakagome, "Trends in low-power RAM circuit technologies," special issue on "Low power electronics" of the Proceedings of the IEEE, Vol. 83, No. 4, pp. 524–543, April 1995.

    Article  Google Scholar 

  27. B. Amrutur and M. Horowitz, "Techniques to reduce power in fast wide memories," Symp. on Low-Power Electronics, 1994.

  28. T. Sugibayashi, T. Takeshima, I. Naritake, T. Matano, H. Takada, Y. Aimoto, K. Furuta, M. Fujita, T. Saeki, H. Sugawara, T. Murotani, N. Kasai, K. Shibahara, K. Nakajima, H. Hada, T. Hamada, N. Aizaki, T. Kunio, E. Kakehashi, K. Masumori, and T. Tanigawa, "A 30 ns 256 Mb DRAM with a multi-divided array structure," IEEE J. Solid-State Circ., Vol. SC-28, No. 11, pp. 1092–1096, Nov. 1993.

    Article  Google Scholar 

  29. T. Yamagata, S. Tomishima, M. Tsukude, Y. Hashizume, and K. Arimoto, "Circuit design techniques for low-voltage operating and/or giga-scale DRAMs," Proc. IEEE Int. Solid-State Circ. Conf., San Francisco, CA, pp. 248–249, Feb. 1995.

  30. H. Morimura and N. Shibata, "A 1 V 1 Mb SRAM for portable equipment," Proc. IEEE Intnl. Symp. on Low Power Design, Monterey, pp. 61–66, Aug. 1996.

  31. T. Seki, E. Itoh, C. Furukawa, I. Maeno, T. Ozawa, H. Sano, and N. Suzuki, "A 6–ns 1–Mb CMOS SRAM with latched sense amplifier," IEEE J. of Solid-State Circuits, Vol. SC-28, No. 4, pp. 478–483, April 1993.

    Article  Google Scholar 

  32. K. Murakami, S. Shirakawa, and H. Miyajima, "Parallel processing RAM chip with 256 Mb DRAM and quad processors," Proc. IEEE Int. Solid-State Circ. Conf., San Francisco, CA, pp. 228–229, Feb. 1997.

  33. G. Braceras, D. Evans, J. Sousa, and J. Connor, "A 350 MHz 3.3 V 4 Mb SRAM fabricated in a 0.3 µm CMOS process," Proc. IEEE Int. Solid-State Circ. Conf., San Francisco, CA, pp. 404–405, Feb. 1997.

  34. K. Nakamura, K. Takeda, H. Toyoshima, K. Noda, H. Okhubo, T. Uchida, T. Shimizu, T. Itani, K. Tokashiki, and K. Kishimoto, "A 500 MHz 4 Mb CMOS pipeline-burst cache SRAM with pointto-point noise reduction coding I/O," Proc. IEEE Int. Solid-State Circ. Conf., San Francisco, CA, pp. 406–407, Feb. 1997.

  35. I. Saeed, "Integrated memory ups speed, saves power," Electronic Engineering Times, p. 94, April 28, 1997.

  36. N. Wehn and S. Hein, "Embedded DRAM architectural tradeoffs," Proc. 1st ACM/IEEE Design and Test in Europe Conf., Paris, France, pp. 704–708, Feb. 1998.

  37. D.A. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, "Intelligent RAM (IRAM): chips that remember and compute," Proc. IEEE Int. Solid-State Circ. Conf., San Francisco, CA, pp. 224–225, Feb. 1997.

  38. K. Danckaert, F. Catthoor, and H. De Man, "System-level memory management for weakly parallel image processing," Proc. EuroPar Conference, Lyon, France, Aug. 1996. "Lecture Notes in Computer Science," series, Vol. 1124, Springer Verlag, pp. 217–225, 1996.

  39. E. De Greef, F. Catthoor, and H. De Man, "Memory organization for video algorithms on programmable signal processors," Proc. IEEE Int. Conf. on Computer Design, Austin, TX, pp. 552–557, Oct. 1995.

  40. F. Balasa, F. Catthoor, and H. De Man, "Background memory area estimation for multi-dimensional signal processing systems," IEEE Trans. on VLSI Systems, Vol. 3, No. 2, pp. 157–172, June 1995.

    Article  Google Scholar 

  41. P. Slock, S.Wuytack, F. Catthoor, and G. de Jong, "Fast and extensive system-level memory exploration for ATM applications," Proc. 10th ACM/IEEE Intnl. Symp. on System-Level Synthesis, Antwerp, Belgium, pp. 74–81, Sept. 1997.

  42. C. Kulkarni, F. Catthoor, and H. De Man, "Cache optimization for multimedia compilation on embedded processors for low power," Proc. Intl. Parallel Proc. Symp. (IPPS), Orlando, FL, pp. 292–297, April 1998.

  43. K. Masselos, F. Catthoor, C.E. Goutis, and H. DeMan, "Low power mapping of video processing applications on VLIW multimedia processors," Accepted for IEEE Alessandro Volta Memorial Intnl. Wsh. on Low Power Design (VOLTA), Como, Italy, March 1999.

  44. S. Amarasinghe, J. Anderson, M. Lam, and C. Tseng, "The SUIF compiler for scalable parallel machines," Proc. of the 7th SIAM Conf. on Parallel Proc. for Scientific Computing, 1995.

  45. U. Banerjee, R. Eigenmann, A. Nicolau, and D. Padua, "Automatic program parallelisation," Proc. of the IEEE, invited paper, Vol. 81, No. 2, Feb. 1993.

  46. M. van Swaaij, F. Franssen, F. Catthoor, and H. De Man, "Automating high-level control flow transformations for DSP memory management," Proc. IEEE Workshop on VLSI Signal Processing, Napa Valley, CA, Oct. 1992. Also in VLSI Signal Processing V, K. Yao, R. Jain, and W. Przytula <nt>(Eds.)</nt>, IEEE Press, New York, pp. 397–406, 1992.

    Chapter  Google Scholar 

  47. L. Ramachandran, D. Gajski, and V. Chaiyakul, "An algorithm for array variable clustering," Proc. 5th ACM/IEEE Europ. Design and Test Conf., Paris, France, pp. 262–266, Feb. 1994.

  48. O. Sentieys, D. Chillet, J.P. Diguet, and J. Philippe, "Memory module selection for high-level synthesis," Proc. IEEE Workshop on VLSI Signal Processing, Monterey CA, Oct. 1996

  49. J. Rabaey, "System-level power estimation and optimization– challenges and perspectives," Proc. IEEE Intnl. Symp. on Low Power Design, Monterey, pp. 158–160, Aug. 1997.

  50. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A.Vandecappelle, "Custom memory management methodology–Exploration of memory organisation for embedded multimedia system design," ISBN 0-7923-8288-9, Kluwer Academic Publishers, Boston, 1998.

    MATH  Google Scholar 

  51. S. Wuytack, F. Catthoor, L. Nachtergaele, and H. De Man, "Power exploration for data dominated video applications," Proc. IEEE Intnl. Symp. on Low Power Design, Monterey, pp. 359–364, Aug. 1996.

  52. M. Miranda, F. Catthoor, M. Janssen, and H. De Man, "Highlevel address optimisation and synthesis techniques for datatransfer intensive applications," IEEE Trans. on VLSI Systems, Vol. 6, No. 4, pp. 677–686, Dec. 1998.

    Article  Google Scholar 

  53. F. Franssen, F. Balasa, M. van Swaaij, F. Catthoor, and H. De Man, "Modeling multi-dimensional data and control flow," IEEE Trans. on VLSI systems, Vol. 1, No. 3, pp. 319–327, Sept. 1993.

    Article  Google Scholar 

  54. M. Wolf and M. Lam, "A data locality optimizing algorithm," Proc. of the SIGPLAN'91 Conf. on Programming Language Design and Implementation, Toronto, ON, Canada, pp. 30–43, June 1991.

  55. D. Kolson, A. Nicolau, and N. Dutt, "Minimization of memory traffic in high-level synthesis," Proc. 31st ACM/IEEE Design Automation Conf., San Diego, CA, pp. 149–154, June 1994

  56. H. Samsom, L. Claesen, and H. De Man, "SynGuide: An environment for doing interactive correctness preserving transformations," IEEE Workshop on VLSI Signal Processing, Veldhoven, The Netherlands, Oct. 1993. Also in VLSI Signal Processing VI, L. Eggermont, P. Dewilde, E. Deprettere, and J. van Meerbergen <nt>(Eds.)</nt>, IEEE Press, New York, pp. 269–277, 1993.

    Google Scholar 

  57. J.P. Diguet, S. Wuytack, F. Catthoor, and H. De Man, "Formalized methodology for data reuse exploration in hierarchical memory mappings," Proc. IEEE Int. Symp. on Low Power Design, Monterey, pp. 30–35, Aug. 1997.

  58. S. Wuytack, F. Catthoor, G. De Jong, B. Lin, and H. De Man, "Flow graph balancing for minimizing the required memory bandwidth," Proc. 9th ACM/IEEE Intnl. Symp. on System-Level Synthesis, La Jolla, CA, pp. 127–132, Nov. 1996.

  59. E. De Greef, F. Catthoor, and H. De Man, "Memory size reduction through storage order optimization for embedded parallel multimedia applications," special issue on "Parallel processing and multi-media," in Parallel Computing, A. Krikelis <nt>(Ed.)</nt>, Elsevier, Vol. 23, No. 12, Dec. 1997.

  60. P.R. Panda, N.D. Dutt, and A. Nicolau, "Memory data organization for improved cache performance in embedded processor applications," Proc. 9thACM/IEEE Intnl. Symp. on System-Level Synthesis, La Jolla, CA, pp. 90–95, Nov. 1996.

  61. K. Danckaert, F. Catthoor, and H. De Man, "System level memory optimization for hardware-software co-design," Proc. IEEE Intnl. Workshop on Hardware/Software Co-design, Braunschweig, Germany, pp. 55–59, March 1997.

  62. H. Samsom, F. Franssen, F. Catthoor, and H. De Man, "Verification of loop transformations for real time signal processing applications," IEEE Workshop on VLSI Signal Processing, La Jolla, CA, Oct. 1994. Also in VLSI Signal Processing VII, J. Rabaey, P. Chau, and J. Eldon <nt>(Eds.)</nt>, IEEE Press, New York, pp. 269–277, 1994.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. IMEC, Kapeldreef 75, Leuven, Belgium

    Francky Catthoor

Authors
  1. Francky Catthoor
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Catthoor, F. Energy-Delay Efficient Data Storage and Transfer Architectures and Methodologies: Current Solutions and Remaining Problems. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 21, 219–231 (1999). https://doi.org/10.1023/A:1008181319813

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008181319813

Keywords

Search

Navigation