Abstract
This paper shows a new family of shift register designs which enjoysa reduced latch count. Reduction in the latch count is achieved byintroducing additional clocks. The reduction in latch count may reach theultimate savings of 50%.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, 1990.
P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, Wiley Interscience, 1987.
E.B. Eichelberger and T.W. Williams, “A Logic Design Structure for LSI Testability,” J. Design Automation and Fault-Tolerant Computing, Vol. 2, pp. 165–178, 1978.
C. Hunter, J. Slaton, J. Eno, R. Jessani, and C. Dietz, “PowerPC 603TM Microprocessor: An Array Built-In Self Test,” Proc. Int. Test Conf., 1994, pp. 388–394.
Y. Nozuyama, H. Mitani, T. Fukumoto, T. Utsumi, and Kazuhiro K. Hashimoto, “32-Bit Microprocessor with Efficient Testable Designs, the TX2,” in TRON Project Symposium, pp. 122–130, 1994.
J.T. Yen, M. Sullivan, C. Montemayor, W. Pete, and R. Evers, “Overview of PowerPC 620 Multiprocessor Verification Strategy,” Proc. Int. Test Conf., Oct. 1995, pp. 167–174.
P.H. Bardell and W.H. McAnney, “Self-Testing of Multichip Logic Modules,” Proc. Int. Test Conf., 1982, pp. 200–204.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Savir, J. Reduced Latch Count Shift Registers. Journal of Electronic Testing 11, 183–185 (1997). https://doi.org/10.1023/A:1008274607512
Issue Date:
DOI: https://doi.org/10.1023/A:1008274607512