Skip to main content
Log in

Logic Design Validation via Simulation and Automatic Test Pattern Generation

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

We investigate an automated design validation scheme for gate-level combinational and sequential circuits that borrows methods from simulation and test generation for physical faults, and verifies a circuit with respect to a modeled set of design errors. The error models used in prior research are examined and reduced to five types: gate substitution errors (GSEs), gate count errors (GCEs), input count errors (ICEs), wrong input errors (WIEs), and latch count errors (LCEs). Conditions are derived for a gate to be testable for GSEs, which lead to small, complete test sets for GSEs; near-minimal test sets are also derived for GCEs. We analyze undetectability in design errors and relate it to single stuck-line (SSL) redundancy. We show how to map all the foregoing error types into SSL faults, and describe an extensive set of experiments to evaluate the proposed method. These experiments demonstrate that high coverage of the modeled errors can be achieved with small test sets obtained with standard test generation and simulation tools for physical faults.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. H. Al-Asaad and J.P. Hayes, “Design Verification via Simulation and Automatic Test Pattern Generation,” in Proc. International Conference on Computer-Aided Design, 1995, pp. 174–180.

  2. R. Bryant, “Graph-Based Algorithms for Boolean Function Manipulation,” IEEE Transactions on Computers, Vol. C-35, pp. 677–691, August 1986.

    Google Scholar 

  3. W. Kunz, D.K. Pradhan, and S.M. Reddy, “A Novel Framework for Logic Verification in a Synthesis Environment,” IEEE Transactions on CAD, Vol. 15, pp. 20–32, January 1996.

    Google Scholar 

  4. G. Odawara, M. Tomita, O. Okuzawa, T. Ohta, and Z. Zhuang, “A Logic Verifier Based on Boolean Comparison,” in Proc. Design Automation Conference, 1986, pp. 208–214.

  5. R. Wei and A. Sangiovanni-Vincentelli, “PROTEUS: A Logic Verification System for Combinational Circuits,” in Proc. International Test Conference, 1986, pp. 350–359.

  6. M. Yoeli (ed.), Formal Verification of Hardware Design, IEEE Computer Society Press, Los Alamitos, CA., 1990.

    Google Scholar 

  7. M.S. Abadir, J. Ferguson, and T.E. Kirkland, “Logic Design Verification via Test Generation,” IEEE Transactions on CAD, Vol. 7, pp. 138–148, January 1988.

    Google Scholar 

  8. D. Brand, “Exhaustive Simulation need not Require an Exponential Number of Tests,” IEEE Transactions on CAD, Vol. 12, pp. 1635–1641, November 1993.

    Google Scholar 

  9. B. Chen, C.L. Lee, and J.E. Chen, “Design Verification by Using Universal Test Sets,” in Proc. Third Asian Test Symposium, 1994, pp. 261–266.

  10. P. Jain and G. Gopalakrishnan, “Efficient Symbolic Simulation-Based Verification Using the Parametric Form of Boolean Expressions,” IEEE Transactions on CAD, Vol. 13, pp. 1005–1015, August 1994.

    Google Scholar 

  11. S. Kang and S.A. Szygenda, “The Simulation Automation System (SAS); Concepts, Implementation, and Results,” IEEE Transactions on VLSI Systems, Vol. 2, pp. 89–99, March 1994.

    Google Scholar 

  12. H. Kim and J.P. Hayes, “High-Coverage ATPG for Datapath Circuits with Unimplemented Blocks,” Proc. International Test Conference, 1998, pp. 577–586.

  13. K.N. King and A. Jefferson Offutt, “A Fortran Language System for Mutation-Based Software Testing,” Software Practice and Experience, Vol. 21, No. 7, pp. 685–718, 1991.

    Google Scholar 

  14. H. Al-Asaad, “Lifetime Validation of Digital Systems via Fault Modeling and Test Generation,” Ph.D. Dissertation, University of Michigan, Ann Arbor, Michigan, 1998.

    Google Scholar 

  15. H. Al-Asaad, D.V. Campenhout, J.P. Hayes, T. Mudge, and R. Brown, “High-Level Design Verification of Microprocessors via Error Modeling,” Digest of Papers: IEEE International High-Level Design Validation and Test Workshop, 1997, pp. 194–201.

  16. C. Pixley, N.R. Strader, W.C. Bruce, J. Park, M. Kaufmann, K. Shultz, M. Burns, J. Kumar, J. Yuan, and J. Nguyen, “Commercial Design Verification: Methodology and Tools,” in Proc. International Test Conference, 1996, pp. 839–848.

  17. V. Boppana, R. Mukherjee, J. Jain, M. Fujita, and P. Bollineni, “Multiple Error Diagnosis based on Xlists,” in Proc. Design Automation Conference, 1999, pp. 660–665.

  18. S.-Y. Huang, K.-T. Cheng, K.-C. Chen, and D.I. Cheng, “ErrorTracer: A Fault Simulation-based Approach to Design Error Diagnosis,” in Proc. International Test Conference, 1997, pp. 974–981.

  19. I. Pomeranz and S.M. Reddy, “On Error Correction in Macro-Based Circuits,” in Proc. International Conference on Computer-Aided Design, 1994, pp. 568–675.

  20. E.J. Aas, T. Steen, and K. Klingsheim, “Quantifying Design Quality Through Design Experiments,” IEEE Design and Test, Vol. 11, pp. 27–37, Spring 1994.

    Google Scholar 

  21. M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990.

    Google Scholar 

  22. J.P. Hayes, “On the Properties of Irredundant Logic Networks,” IEEE Transactions on Computers, Vol. C-25, pp. 884–892, September 1976.

    Google Scholar 

  23. S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng, “Perturb and Simplify: Multilevel Boolean Network Optimizer,” IEEE Transactions on CAD, Vol. 15, pp. 1494–1504, December 1996.

    Google Scholar 

  24. W. Kunz, D. Stoffel, and P.R. Menon, “Logic Optimization and Equivalence Checking by Implication Analysis,” IEEE Transactions on CAD, Vol. 16, pp. 266–281, March 1997.

    Google Scholar 

  25. B. Rohfleisch, B. Wurth, and K. Antreich, “Logic Clause Analysis for Delay Optimization,” in Proc. Design Automation Conference, 1995, pp. 668–672.

  26. H.K. Lee and D.S. Ha, “On the Generation of Test Patterns for Combinational Circuits,” Virginia Tech., Rep. 12–93, Dept. of Elec. Eng., 1993. Logic Design Validation via Simulation and Automatic Test Pattern Generation 589

  27. ATTEST Software Tools, ATTEST Software, Inc., Santa Clara, CA.

  28. H. Al-Asaad and J.P. Hayes, “ESIM:AMultimodel Design error and Fault Simulator for Logic Circuits,” in Proc. IEEE VLSI Test Symposium, 2000, pp. 221–228.

  29. F. Brglez and H. Fujiwara, “A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran,” in Proc. IEEE International Symposium on Circuits and Systems, 1985, pp. 695–698.

  30. Texas Instruments, The TTL Logic Data Book, Dallas, 1988.

  31. F. Brglez, D. Bryan, and K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits,” in Proc. IEEE International Symposium on Circuits and Systems, 1989, pp. 1929–1934.

  32. D. Siewiorek and R. Swarz, Reliable Computer Systems: Design and Evaluation, Digital Press, Burlington, MA., 1992.

    Google Scholar 

Download references

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Al-asaad, H., Hayes, J.P. Logic Design Validation via Simulation and Automatic Test Pattern Generation. Journal of Electronic Testing 16, 575–589 (2000). https://doi.org/10.1023/A:1008302118244

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008302118244

Navigation