Abstract
This paper describes debug facilities in the Philips TriMedia CPU64, which is an embedded processor core for multimedia applications. Its architecture provides a VLIW pipeline, support for 64-bit vector data, and virtual memory management. The debug hardware in the TriMedia CPU64 supports two complementary debug strategies. One strategy provides a snapshot of the processor state at certain moments in time, which is achieved by single-step execution and various breakpoint types. The other debug strategy provides continuous monitoring of the processor state by using a PC trace buffer. Precise exceptions are used to provide accurate context switching from application software to debugger software.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
References
H.P.E. Vranken, “Design For Test & Debug in Hardware/ Software Systems,” PhD thesis, Eindhoven University of Technology, 1998.
A.L. Crouch, M. Pressly, and J. Circello, “Testability Features of theMC68060Microprocessor,” IEEE Proceedings International Test Conference, 1994, pp. 60-69.
K. Holdbrook, S. Joshi, S. Mitra, J. Petolino, R. Raman, and M. Wong, “microSPARC: A Case-Study of Scan Based Debug,” IEEE Proceedings International Test Conference, 1994, pp. 70-75.
H. Hao and R. Avra, “Structured Design-for-Debug-the SuperSPARC II Methodology and Implementation,” IEEE Proceedings International Test Conference, 1995, pp. 175-183.
A. Carbine and D. Feltham, “Pentium Pro Processor Design for Test and Debug,” IEEE Proceedings International Test Conference, 1997, pp. 294-303.
S. Rathnam and G. Slavenburg, “Processing the New World of Interactive Media: The TriMedia VLIW CPU Architecture,” IEEE Signal Processing Magazine, pp. 108-117, March 1998.
F. Sijstermans, “TriMedia CPU64 Architecture,” Microprocessor Forum, 1998.
J.T.J. van Eijndhoven and F. Sijstermans, “Novel Multimedia Instruction Capabilities in VLIW Media Processors,” Hot Chips 10 Conference, 1998.
J.T.J. van Eijndhoven, F.W. Sijstermans, K.A. Vissers, E.J.D. Pol, M.J.A. Tromp, P. Struik, R.H.J. Bloks, P. van der Wolf, A.D. Pimentel, and H.P.E. Vranken, “TriMedia CPU64 Architecture,” IEEE Proceedings International Conference on Computer Design, IEEE, 1999, pp. 586-592.
E.J.D. Pol, B.J.M. Aarts, J.T.J. van Eijndhoven, P. Struik, F.W. Sijstermans, M.J.A. Tromp, J.W. Van de Waerdt, and P. van der Wolf, “TriMedia CPU64 Application Development Environment,” IEEE Proceedings International Conference on Computer Design, IEEE, 1999, pp. 593-598.
P. Faraboschi, G. Desoli, and J.A. Fisher, “The Latest Word in Digital and Media Processing,” IEEE Signal Processing Magazine, pp. 59-85, March 1998.
D.A. Patterson and J.L. Hennessy, Computer Architecture: A Quantitative Approach, Morgan Kaufman, 1996.
IEEE Standard 1149.1, IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE, 1990.
G.J. van Rootselaar and B. Vermeulen, “Silicon Debug: Scan Chains Alone Are Not Enough,” IEEE Proceedings International Test Conference, 1999, pp. 892-902.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Vranken, H. Debug Facilities in the TriMedia CPU64 Architecture. Journal of Electronic Testing 16, 301–308 (2000). https://doi.org/10.1023/A:1008307818771
Issue Date:
DOI: https://doi.org/10.1023/A:1008307818771