Abstract
Analog integrated circuit testing and diagnosis is a very challenging problem. The inaccuracy of measurements, the infinite domain of possible values and the parameter deviations are among the major difficulties. During the process of optimizing production tests, Monte Carlo simulation is often needed due to parameter variations, but because of its expensive computational cost, it becomes the bottleneck of such a process. This paper describes a new technique to reduce the number of simulations required during analog fault simulation. This leads to the optimization of production tests subjected to parameter variations. In Section 1 a review of the state of the art is presented, Section 2 introduces the algorithm and describes the methodology of our approach. The results on CMOS 2-stage opamp and Fifth-order Low-pass switched-capacitor Filter are given in Sections 3 and conclusions in Section 4.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
L. Milor and A.L. Sangiovanni-Vincentelli, “Minimizing Production Test Time to Detect Faults in Analog Circuits,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 6, 1994.
W. Maly, A.J. Strojwas, and S.W. Director, “VLSI Yield Prediction and Estimation: A Unified Framework,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 5, pp. 114-130, 1986.
C. Sebeke, J.P. Teixeira, and M.J Ohletz, “Automatic Fault Extraction and Simulation of Layout Realistic Faults for Integrated Analogue Circuits,” Proc. European Design and Test Conference, 1995, pp. 464-468.
M. Sachdev and B. Atzema, “Industrial Relevance of Analog IFA: A Fact or Fiction,” Proc. International Test Conference, 1995, pp. 61-70.
C.-J.R. Shi and M.W. Tian, “Automatic Test Generator of Linear Analog Circuits Under Parameter Variations,” Proc. Asian and South Pacific Design Automation Conference, 1998.
N. Nagi, A. Chatterjee, A. Balivada, and J.A. Abraham, “Fault-Based Automatic Test Generator for Linear Analog Circuits.” Proc. IEEE International Conference on Computer-Aided-Design, 1993, pp. 88-91.
S. Mir, M. Lubaszewski, and B. Courtois, “Fault-Based ATPG for Linear Analog Circuit with Minimal Size Multifrequency Test Sets,” Journal of Electronic Testing, Kluwer Academic Publishers, 1996.
H. Kerkhoff, R. Tangelder, H. Speek, and N. Engin, “MISMATCH: ABasis for Semi-Automatic Functional Mixed-Signal Test-Pattern Generation,” Proc. IEEE International Conference on Electronics, Circuits, and Systems, 1996, pp. 1072-1075.
B. Ayari, N.B. Hamida, and B. Kaminska, “Automatic Test Vector Generation for Mixed-Signal Circuits,” Proc. European Design and Test Conference, March 1995, pp. 458-463.
X. Haurie and W. Roberts, “Arbitrary-Precision Signal Generation for Band limited Mixed-Signal Testing,” Proc. International Test Conference, 1995, pp. 78-85.
G. Devarayanadurg and M. Soma, “Analytical Fault Modeling and Static Test Generation for Analog ICs,” Proc. IEEE International Conference on Computer-Aided-Design, 1994, pp. 44-47.
W. Verhaegen, G.V. der Plas, and G. Gielen, “Automated Test Pattern Generation for Analog Integrated Circuits.” Proc. IEEE VLSI Test Symposium, 1997, pp. 296-301.
N.B. Hamida and B. Kaminska, “Analog Circuit Testing Based on Sensitivity Computation and New Circuit Modeling,” Proc. International Test Conference, 1993, pp. 652-661.
N.B. Hamida, K. Saab, D. Marche, B. Kaminska, and G. Quesnel, “LIMSoft: Automated Tool for Design and Test Integration of Analog Circuits,” Proc. International Test Conference, 1996.
M. Zwolinski, S.J. Spinks, C.D. Chalk, and I.M. Bell, “Generation and Verification of Tests for Analogue Circuits Subject to Process Parameter Deviations,” IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, Paris, France, Oct. 1997.
N.B. Hamida, K. Saab, D. Marche, and B. Kaminska, “A Perturbation Based Fault Modeling and Simulation for Mixed-Signal Circuits,” Proc. IEEE Asian Test Symposium, 1997, pp. 182-187.
M.W. Tian and C.-J.R. Shi, “Efficient DC Fault Simulation of Nonlinear Analog Circuits,” Proc. Design And Test in Europe, 1998.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Khouas, A., Derieux, A. Fault Simulation for Analog Circuits Under Parameter Variations. Journal of Electronic Testing 16, 269–278 (2000). https://doi.org/10.1023/A:1008351601024
Issue Date:
DOI: https://doi.org/10.1023/A:1008351601024