Skip to main content
Log in

An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper describes an approach to minimize the number of test configurations for testing the logic cells of a RAM-based FPGA taking into account the configurability of such flexible device. The proposed approach concerns the XILINX 4000 family. On this example of FPGA, a bottom-up test technique is first used to generate test configurations for the elementary modules, then test configurations for a single logic cell, and finally test configurations for the m × m array of logic cells. In this bottom-up technique, it is shown that the key point is the minimization of the number of test configurations for a logic cell. An approach for the logic cell of the XILINX4000 family is then described to define a minimum number of test configurations knowing the test configurations of its logic modules. This approach gives only 5 test configurations for the XILINX4000 family while the previous published works concerning Boolean testing of this FPGA family gives 8 or 21 test configurations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. S.D. Brown, R.J. Francis, J. Rose, and S.G. Vranesic, Field-Programmable Gate Arrays, Kluwer Academic Publishers, 1992.

  2. S.M. Trimberger (ed.), Field-Programmable Gate Array Technology, Kluwer Academic Publishers, 1994.

  3. C. Jordan and W.P. Marnane, “Incoming Inspection of FPGAs,” Proc. of IEEE European Test Conference, 1993, pp. 371-377.

  4. M. Renovell, J. Figueras, and Y. Zorian, “Testing the Interconnect Structure of Unconfigurated FPGA,” IEEE European Test Workshop, S`ete (Montpellier), France, June 1996, pp. 125-129.

  5. M. Renovell, J. Figueras, and Y. Zorian, “Test of RAM-Based FPGA: Methodology and Application to the Interconnect,” 15th IEEE VLSI Test Symposium, Monterey, CA, USA, May 1997, pp. 230-237.

  6. M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “Test Pattern and Test Generation Methodology for the Logic of RAM-Based FPGA,” IEEE Asian Test Symp., Akita, Japan, Nov. 1997, pp. 254-259.

  7. M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “Testing the Configurable Logic of RAM-based FPGA,” IEEE Int. Conf. on Design, Automation and Test in Europe, Paris, France, Feb. 1998, pp. 82-88.

  8. M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “Testing the Interconnect of RAM-Based FPGAs,” IEEE Design & Test of Computer, Vol. 15, No. 1, pp. 45-50, Jan.-March 1998.

    Google Scholar 

  9. M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “SRAM-based FPGAs: Testing the RAM mode of the LUT/RAM modules,” IEEE European Test Workshop, Barcelone, Spain, May 1998.

  10. M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “SRAM-based FPGAs: A Fault Model for the Configurable Logic Modules,” Field Programmable Logic Conference, Tallin, Estonia, Sept. 1998, pp. 139-148.

  11. M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “SRAM-Based FPGA: Testing the LUT/RAM modules,” IEEE International Test Conference, Washington, DC, USA, Nov. 1998, pp. 1102-1111.

  12. M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “SRAM-Based FPGA: Testing the Interconnect/Logic Interface,” IEEE Asian Test Symposium, Singapore, Nov. 1998, pp. 266-271.

  13. T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira, and T. Okamoto, “Universal Test Complexity of Field-Programmable Gate Arrays,” 4th Asian Test Symposium, Bangalora, Nov. 1995, India, pp. 259-265.

  14. H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, and H. Fujiwara, “A Test Methodology for Interconnect Structures of LUT-based FPGAs,” IEEE 5th Asian Test Symposium, Nov. 1996, pp. 68-74.

  15. H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, and H. Fujiwara, “Testing for the Programming Circuits of LUT-based FPGAs,” IEEE 6th Asian Test Symposium, Nov. 1997, pp. 242-247.

  16. T. Inoue, S. Miyazaki, and H. Fujiwara, “Universal Fault Diagnosis for Lookup Table FPGAs,” IEEE Design & Test of Computer, special Issue on FPGAs, Jan.-March 1998, pp. 39-44.

  17. M. Abramovici and C. Stroud, “No-Overhead BIST for FPGAs,” 1st IEEE International On-line TestingWorkshop, Nice, France, 1995, pp. 90-92.

  18. C. Stroud, P. Chen, S. Konala, and M. Abramovici, “Evaluation of FPGA Ressources for Built-In Self Test of Programmable Logic Blocks,” Proc. of 4th ACM/SIGDA Int. Symposium on FPGAs, 1996, pp. 107-113.

  19. M. Abramovici and C. Stroud, “ILA BIST for FPGAs: A Free Lunch with Gourmet Food,” 2nd IEEE International On-line Testing Workshop, Biarritz, France, 1996, pp. 91-95.

  20. W.K. Huang and F. Lombardi, “An Approach for Testing Programmable/Configurable Field Programmable Gate Arrays,” 14th IEEE VLSI Test Symposium, Princeton, NJ, USA, May 1996, pp. 450-455.

  21. F. Lombardi, D. Ashen, X.T. Chen, and W.K. Huang, “Diagnosing Programmable Interconnect Systems for FPGAs,” FPGA'96, Monterey CA, USA, 1996, pp. 100-106.

  22. D.G. Ashen, F.J. Meyer, N. Park, and F. Lombardi, “Testing of Programmable Logic Devices (PLD) with Faulty Resources,” IEEE International Workshop on Defect & Tolerance in VLSI Systems, Paris, Oct. 1997, pp. 76-84.

  23. W.K. Huang, F.J. Meyer, N. Park, and F. Lombardi, “Testing Memory Modules in SRAM-based Configurable FPGAs,” IEEE International Workshop on Memory Technology, Design and Test, Aug. 1997.

  24. Xilinx, “The Programmable Logic Data Book,” San Jose, USA, 1994.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Renovell, M., Portal, J., Figueras, J. et al. An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family. Journal of Electronic Testing 16, 289–299 (2000). https://doi.org/10.1023/A:1008355701933

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008355701933

Navigation