Skip to main content
Log in

Test Set Compaction Using Relaxed Subsequence Removal

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Recent work observed that a subset of states are frequently visited during the simulation of a test set for a sequential circuit. Re-visiting a state implies that a cycle has been traversed in the state diagram. Removal of subsequence responsible for the cycle can lead to static compaction. The size of a cycle is the number of vectors in its subsequence. In this work, we extend the subsequence removal technique to provide significantly higher static compaction for sequential circuits. We show that state relaxation techniques can be used to identify more or larger cycles in a test set. State relaxation creates more opportunities for subsequence removal and hence, results in better compaction. Relaxation of a state is possible since not all memory elements in a finite state machine have to be specified for a state transition. The proposed technique has several advantages: (1) test sets that could not be compacted by existing subsequence removal techniques can now be compacted, (2) the size of cycles in a test set can be significantly increased by state relaxation and removal of the larger sized cycles leads to better compaction, (3) only two fault simulation passes are required as compared to trial and re-trial methods that require multiple fault simulation passes, and (4) significantly higher compaction is achieved in short execution times as compared to known subsequence removal methods. Experiments on ISCAS89 sequential benchmark circuits and several synthesized circuits show that the proposed technique consistently results in significantly higher compaction in short execution times.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. T.M. Niermann, R.K. Roy, J.H. Patel, and J.A. Abraham, “Test Compaction for Sequential Circuits,” IEEE Trans. Computer-Aided Design, Vol. 11, No. 2, pp. 260-267, Feb. 1992.

    Google Scholar 

  2. B. So, “Time-Efficient Automatic Test Pattern Generation System,” Ph.D. Thesis, EE Dept., Univ. of Wisconsin at Madison, 1994.

  3. I. Pomeranz and S.M. Reddy, “On Static Compaction of Test Sequences for Synchronous Sequential Circuits,” Proc. Design Automation Conf., June 1996, pp. 215-220.

  4. M.S. Hsiao, E.M. Rudnick, and J.H. Patel, “Fast Static Compaction Algorithms for Sequential Circuit Test Vectors,” IEEE Transactions on Computers,Vol. 48, No. 3, pp. 311-322, March, 1999.

    Google Scholar 

  5. T.M. Niermann and J.H. Patel, “HITEC: A Test Generation Package for Sequential Circuits,” Proc. European Conf. Design Automation (EDAC), 1991, pp. 214-218.

  6. T.M. Niermann and J.H. Patel, “Method for Automatically Generating Test Vectors for Digital Integrated Circuits,” U.S. Patent No. 5,377,197, Dec. 1994.

  7. F. Brglez, D. Bryan, and K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits,” Int. Symposium on Circuits and Systems, 1989, pp. 1929-1934.

  8. A. Raghunathan and S.T. Chakradhar, “Acceleration Techniques for Dynamic Vector Compaction,” Proc. Intl. Conf. Computer-Aided Design, 1995, pp. 310-317.

  9. M.S. Hsiao, E.M. Rudnick, and J.H. Patel, “Automatic Test Generation Using Genetically-Engineered Distinguishing Sequences,” Proc. VLSI Test Symp., 1996, pp. 216-223.

  10. M.S. Hsiao, E.M. Rudnick, and J.H. Patel, “Sequential Circuit Test Generation Using Dynamic State Traversal,” Proc. European Design and Test Conf., 1997, pp. 22-28.

  11. E.M. Rudnick and J.H. Patel “Simulation-Based Techniques For Dynamic Test Sequence Compaction,” Proc. Intl. Conf. Computer-Aided Design, 1996, pp. 67-73.

Download references

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Hsiao, M.S., Chakradhar, S. Test Set Compaction Using Relaxed Subsequence Removal. Journal of Electronic Testing 16, 319–327 (2000). https://doi.org/10.1023/A:1008361817867

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008361817867

Navigation