Abstract
To successfully combat delay faults there is an urgent need for a proper design for testability (DFT). The foundation of any DFT methodology rests on its scan design. This paper describes three versions of a new design of a shift register latch that lend themselves to distributed self-test and delay test. The advantages of this new SRL is faster application of test vectors, higher DC and AC fault coverages, with low performance impact. Adoption of this new DFT methodology brings us closer to the ideal target of one test-per-clock as opposed to one test-per-scan. Operation, cost, and other attributes are studied in detail. Results of adopting one of these SRLs are reported on ten pilot chips.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, Wiley Interscience, New York, 1987.
C. Hunter, J. Slaton, J. Eno, R. Jessani, and C. Dietz, “PowerPC 603** (TM) Microprocessor: AnArray Built-in SelfTest,” Proc. Int. Test Conf., 1994, pp. 388-394.
Y. Nozuyama, H. Mitani, T. Fukumoto, T. Utsumi, and Kazuhiro K. Hashimoto, “32-bit Microprocessor with Efficient Testable Designs, The TX2,” TRON Project Symposium, 1994, pp. 122-130.
P.H. Bardell and M.J. Lapointe, “Production Experience with Built-in Self-Test in the IBM ES/9000 System,” Proc. Int. Test Conf., Oct. 1991, pp. 28-36.
D. Gizopoulos, P. Antonis, and Y. Zorian. “Effective BIST Scheme for Carry-Save and Carry-Propagate Array,” Proc. Asian Test Symposium, Nov. 1995, pp. 286-292.
J. Savir and R. Berry, “AC Strength of a Pattern Generator,” J. of Elec. Testing, Vol. 3, pp. 119-125, May 1992.
J. Savir and S. Patil, “Broad-Side Delay Test,” IEEE Trans. Computer-Aided Design, Vol. 13, No. 8, pp. 1057-1064, Aug. 1994.
C.A. Chen and S.K. Gupta, “BIST Test Pattern Generators for 2-Pattern Testing-Theory And Design Algorithms,” IEEE Trans. Computers, Vol. 45, No. 3, pp. 257-269, March 1996.
J. Savir, “Generator Choices for Delay Test,” Proc. Asian Test Symposium, Nov. 1995, pp. 214-221.
J. Savir, “Delay Test Generation: A Hardware Perspective,” J. of Elec. Testing, Vol. 10, No. 3, pp. 245-254, June 1997.
D. Bhattacharya, P. Agrawal, and V.D. Agrawal, “Test Generation for Path Delay Faults Using Binary Decision Diagrams,” IEEE Trans. Computers, Vol. 44, pp. 434-447, March 1995.
M.A. Gharaybeh, M.L. Bushnell, and V.D. Agrawal. “Classification and Test Generation for Path-Delay Faults Using Single Stuck-at Fault Tests,” J. of Elec. Testing, Vol. 11, pp. 55-67, Aug. 1997.
P. Girard, C. Landrault, V. Moreda, and S. Pravossoudovitch, “An optimized BIST Test Pattern Generator for Delay Testing,” Proc. VLSI Test Symposium, April 1997, pp. 94-100.
W.B. Jone, Y.P. Ho, and S.R. Das, “Delay Fault Coverage Enhancement Using Variable Test Observation Times,” J. of Elec. Testing, Vol. 11, pp. 131-146, Oct. 1997.
A. Krstic, K.T. Cheng, and S. Chakradhar, “Design for Primitive Delay Fault Testability,” Proc. Int. Test Conf., Nov. 1997, pp. 436-445.
C.P. Ravikumar, N. Agrawal, and P. Agrawal, “Hierarchical Delay Test Generation,” J. of Elec. Testing, Vol. 10, No. 3, pp. 231-244, June 1997.
J. Savir, “Scan Latch Design for Delay Test,” Proc. Int. Test Conf., Nov. 1997, pp. 446-453.
R. Tekumalla and P.R. Menon, “Delay Testing with Clock Control: An Alternative to Enhanced Scan,” Proc. Int. Test Conf., Nov. 1997, pp. 454-462.
I. Voyiatzis, A. Paschalis, and C. Halatsis, “An Efficient Built-in Self Test Method for Robust Path Delay Fault Testing,” J. of Elec. Testing, Vol. 8, pp. 219-222, April 1996.
E.B. Eichelberger and T.W. Williams, “ALogic Design Structure for LSI Testability,” J. Design Automation and Fault-Tolerant Computing, Vol. 2, pp. 165-178, 1978.
M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, Piscataway, New Jersey, 1994.
V. Chickermane and K. Zarrineh, “Addressing Early Design for-Test Synthesis in a Production Environment,” Proc. Int. Test Conf., Nov. 1997, pp. 246-255.
J.J. Engel, T.S. Guzowski, A. Hunt, D.E. Lackey, L.D. Pickup, R.A. Proctor, K. Reynolds, A.M. Rincon, and D.R. Stauffer, “Design Methodology for IBM ASIC Products,” IBM J. Res. Dev., Vol. 40, No. 4, pp. 387-407, July 1996.
S.F. Oakland, J.A. Monzel, R.W. Bassett, and P.S. Gillis, “An ASIC Foundry View of Design and Test,” Special Addendum on Test Synthesis, Int'l Test Conf., Oct. 1994, Paper 4.2.
J.A.Waicukauski, E. Lindbloom, B.K. Rosen, and V.S. Iyengar, “Transition Fault Simulation,” IEEE Design and Test of Computers, Vol. 4, No. 2, pp. 32-38, April 1987. 380 Savir
J.T. Yen, M. Sullivan, C. Montemayor, W. Pete, and R. Evers, “Overview of PowerPC 620 Multiprocessor Verification Strategy,” Proc. Int. Test Conf., Oct. 1995, pp. 167-174.