Skip to main content
Log in

New March Tests for Multiport RAM Devices

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper describes three new march tests for multiport memories. A read (or write) port in such a memory consists of an n-bit address register, an n-to-2n-bit decoder (with column multiplexers for the column addresses) and drivers, and a K-bit data register. This approach gives comprehensive fault coverage for both array and multiport decoder coupling faults. It lends itself to a useful BIST implementation with a modest area overhead that tests these faults and achieves low test application time.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. V.C. Alves, M. Nicolaidis, P. Lestrat, and B. Courtois, “Built-in Self-Test for Multiport RAM's,” Proc. IEEE International Conference on Computer-Aided Design (ICCAD), Santa Clara, USA, Nov. 1991, pp. 248-251.

  2. K. Chakraborty and P. Mazumder, “A Programmable Boundary Scan Technique for Board-Level, Parallel Functional Duplex March Testing ofWord-Oriented Multiport Static RAM's,” Proc. of the European Design and Test Conference, Paris, France, March 1997, pp. 330-334.

  3. M. Nicolaidis, V.C. Alves, and H. Bederr, “Testing Complex Couplings in Multiport Memories,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 3, No. 1, pp. 59-71, March 1995.

    Google Scholar 

  4. M. Marinescu, “Simple and Efficient Algorithms for Functional RAM Testing,” Proc. IEEE International Test Conference, Nov. 1982, pp. 236-239.

  5. S.M. Thatte and J.A. Abraham, “Testing of Semiconductor Random-Access Memories,” Proc. 7th Annual International Conference on Fault-Tolerant Computing, 1977, pp. 81-87.

  6. A.A. Amin, M.Y. Osman, R.E. Abdel-Aal, and H. Al-Muhtaseb, “New Fault Models and Efficient BIST Algorithms for Dual-Port Memories,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 9, pp. 987-1000, Sept. 1997.

    Google Scholar 

  7. Texas Instruments, “Boundary-Scan Logic IEEE Std. 1149.1 (JTAG): 5Vand 3.3VBus-Interface and Scan Support Products,” Data Book, Advanced System Logic Products, Texas Instruments, 1994, pp. A23-A30.

Download references

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chakraborty, K., Mazumder, P. New March Tests for Multiport RAM Devices. Journal of Electronic Testing 16, 389–395 (2000). https://doi.org/10.1023/A:1008374220593

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008374220593

Navigation