Skip to main content
SpringerLink
Log in

A Heuristic Measure to Maximize Detected Faults per Test

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper we introduce a new measure for target fault selection and backtrace during test generation. The measure incorporates information on undetected faults and hence attempts to maximize the number of additional faults that may be detected by each test vector. Experimental results show the usefulness of this heuristic and demonstrate its superiority over the use of the SCOAP measure.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. S.B. Akers, C. Joseph, and B. Krishnamurthy, “On the Role of Independent Fault Sets in the Generation of Minimal Test Sets,” Proc. Int. Test Conf., Aug. 1987, pp. 1100–1107.

  2. I. Pomeranz, L.N. Reddy, and S.M. Reddy, “Compactest: A Method to Generate Compact Test Sets for Combinational Circuits,” Proc. Int. Test Conf., Oct. 1991, pp. 194–203.

  3. S. Kajihara, I. Pomeranz, K. Kinoshita, and S.M. Reddy, “Cost-Effective Generation of Minimal Test Sets for Stuckat Faults in Combinational Logic Circuits,” IEEE Trans. on Computer-Aided Design, Vol. 14, No. 12, pp. 1496–1504, Dec. 1995.

    Google Scholar 

  4. T.P. Kelsey, K.K. Saluja, and S.Y. Lee, “An Efficient Algorithm for Sequential Circuit Test Generation,” IEEE Trans. on Computers, Vol. 42, No. 11, pp. 1361–1371, Nov. 1993.

    Google Scholar 

  5. K.K. Saluja and C.R. Kime, Automatic Test Pattern Generation (ATPG) Tool Set, Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Oct. 1995.

  6. L.H. Goldstein, “Controllability/Observability Analysis of Digital circuits,” IEEE Trans. on Circuits and Systems, Vol. CAS-26, No. 9, pp. 685–693, Sept. 1979.

    Google Scholar 

  7. H. Fujiwara, Logic Testing and Design for Testability, MIT Press, Cambridge, MA, 1985.

    Google Scholar 

  8. M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. IEEE Press, Piscataway, NJ, 1990.

    Google Scholar 

  9. P. Muth, “A Nine-Valued Circuit Model for Test Generation,” IEEE Trans. on Computers, Vol. C-25, No. 6, pp. 630–636, June 1976.

    Google Scholar 

  10. S. Kajihara and K.K. Saluja, “On Test Pattern Compaction using Random Pattern Fault Simulation,” Proc. Eleventh Int. Conf. on VLSI Design, Jan. 1998, pp. 464–469.

Download references

Author information

Authors and Affiliations

  1. Information Sciences and Engineering, University of Canberra, P.O. Box 1, Belconnen, ACT-, 2616, Australia. E-mail

    Kim T. Le

  2. Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, 53706, USA

    Kewal K. Saluja

Authors
  1. Kim T. Le
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kewal K. Saluja
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Le, K.T., Saluja, K.K. A Heuristic Measure to Maximize Detected Faults per Test. Journal of Electronic Testing 13, 57–60 (1998). https://doi.org/10.1023/A:1008389217344

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008389217344

Search

Navigation