Skip to main content
Log in

On Maximizing the Coverage of Catastrophic and Parametric Faults

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

The purpose of this paper is to analyze an optimization method to improve the testability of structural and parametric faults in analog circuits. The approach consists of finding an optimum sub-set of tests which maximizes the fault coverage with minimum cost. The method is based on covering a discrete set of intervals by taking advantage of strategies effectively used in digital synthesis. A simple application example is given to illustrate the proposal by studying the fault coverage obtained using different test sets on the ITC97 benchmark op-amp.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. P.N. Variyam and A. Chatterjee, “Enhancement Test Effectiveness for Analog Circuits Using Synthesized Measurements,” Proc. of the 16th IEEE VLSI Test Symposium, Monterey, California, April 26-30, 1998, pp. 132-137.

  2. H. Yoon, P.N. Variyam, A. Chatterjee, and N. Nagi, “Hierarchical Statistical Inference Model for Specification Based Testing of Analog Circuits,” Proc. of the 16th IEEE VLSI Test Symposium, Monterey, California, April 26-30, 1998, pp. 145-150.

  3. S. Sunter and N. Nagi, “Test Metrics for Analog Parametric Faults,” Proceedings of the 17th IEEE VLSI Test Symposium, April 25-29, 1999, pp. 226-234.

  4. M. Renovell, P. Huc, and Y. Bertrand, “The Concept of Resistance Interval: A New Parametric Model for Realistic Resistive Bridging Fault,” Proceedings of the 13th VLSI Test Symposium, NJ, USA, May 1995.

  5. M. Renovell and Y. Bertrand. “Test Methodology Sensitivity to Defect Parameters,” Proceedings of the International Test Conference, Nov. 1997, pp. 607-616.

  6. S. Rafiq, A. Ivanov, S. Tabatabaei, and M. Renovell, “Testing for Floating Gate Defects in CMOS Circuits,” Proceedings of the Asian Test Symposium, Singapore, Dec. 1998.

  7. M. Renovell, F. Azais, and Y. Bertrand, “Detection of Defects Using Fault Model Oriented Test Sequences,” Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 14, Nos. 1/2, Jan./Feb. 1999, pp. 13-22.

    Google Scholar 

  8. R. Rodríguez, J. Segura, V.H. Champac, J. Figueras, and A. Rubio, “Current versus Logic Testing of GOS, Floating Gates and Bridging Failures in CMOS,” Proceedings of the International Test Conference, 1991, pp. 510-519.

  9. M. Renovell and G. Cambon, “Topology Dependence of Floating Gate Faults in MOS Circuits,” Electronics Letters, Vol. 22, No. 3, Jan. 1986, pp. 152-153.

    Google Scholar 

  10. M. Renovell and G. Cambon, “Electrical Analysis and Modeling of Floating-Gate Fault,” IEEE Transactions on CAD of Integ. Circuits and Systems, Vol. 11, No. 11, pp. 1450-1458, Nov. 1992.

    Google Scholar 

  11. V.H. Champac, Antonio Rubio, and Joan Figueras, “Electrical Model of the Floating Gate Defect in CMOS IC's: Implications on IDDQ Testing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 3, pp. 359-369, March 1994.

    Google Scholar 

  12. A.M. Brosa and J. Figueras, “Characterization of Floating Gate Defects in Analog Cells,” Proceedings of the European Test Workshop (ETW'98), Barcelona, Sitges, 1998, May 27-29.

  13. Y.P. Tsividis, Operation and Modeling of the MOS Transistor, McGraw-Hill, New York, ISBN 0-07-065381-X, 1987.

    Google Scholar 

  14. J.P. Shen, W. Maly, and F.J. Ferguson, “Inductive Fault Analysis of MOS Integrated Circuits,” IEEE Design and Test of Computers, Vol. 2, pp. 13-26, Dec. 1985.

    Google Scholar 

  15. B. Kaminska, K. Arabi, I. Bell, P. Goteti, J.L. Huertas, B. Kim, A. Rueda, and M. Soma, “Analog and Mixed-Signal Benchmark Circuits-First Release,” Proceedings of the IEEE International Test Conference, Washington, D.C., USA, Nov. 1-6, 1997.

  16. E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, and A. Sangiovanni-Vincentelli, “SIS: A System for Sequential Circuit Synthesis,” Memorandum No. UCB/ERL M92/41, Department of Electrical Engineering and Computer Science, Electronics Research Laboratory, pp. 1-45, May 1992.

  17. L.S. Milor, “A Tutorial Introduction to Research on Analog and Mixed-Signal Circuit Testing,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 45, No. 10, pp. 1389-1407, Oct. 1998.

    Google Scholar 

  18. O. Coudert. “On Solving Covering Problems,” Proceedings of the 33rd Annual Design Automation Conference (DAC'96), 1996, pp. 197-202.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Brosa, A., Figueras, J. On Maximizing the Coverage of Catastrophic and Parametric Faults. Journal of Electronic Testing 16, 251–258 (2000). https://doi.org/10.1023/A:1008395416045

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008395416045

Navigation