Skip to main content
SpringerLink
Log in

Paged Absolute Addressing Mode Optimizations for Embedded Digital Signal Processors Using Post-pass Data-flow Analysis

  • Published:
Design Automation for Embedded Systems Aims and scope Submit manuscript

Abstract

We address the problem of code generation for embedded DSP systems. In such systems, it is typical for one or more digital signal processors (DSPs), program memory, and custom circuitry to be integrated onto a single IC. Consequently, the amount of silicon area that is dedicated to program memory is limited, so the embedded software must be sufficiently dense. Additionally, this software must be written so as to meet various high-performance constraints, which may include hard real-time constraints. Unfortunately, existing compiler technology is unable to generate dense, high-performance code for DSPs since it does not provide adequate support for the specialized architectural features of DSPs. These specialized features not only allow for the fast execution of common DSP operations, but they also allow for the generation of dense assembly code that specifies these operations. Thus, system designers often hand-program the embedded software in assembly, which is a very time-consuming task. In this paper, we focus on providing compiler support for one particular specialized architectural feature, namely the paged absolute addressing mode – this feature is found in two commercial DSPs, the Texas Instruments' TMS320C25 and TMS320C50 fixed-point DSPs; however, it may also be featured in application-specific processors (ASIPs). We present some machine-dependent code optimizations that improve code density by exploiting this architectural feature. Experimental results demonstrate that for a set of typical DSP benchmarks, some of our optimizations reduce overall code size and data memory consumption by an average of 5.0% and 16.0%, respectively. Our experimental vehicle throughout this research is the TMS320C25.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A. Aho, R. Sethi, and J. Ullman. Compilers Principles, Techniques and Tools. Addison-Wesley, 1986.

  2. P. Lapsley, J. Bier, A. Shoham, and E. Lee. DSP Processor Fundamentals — Architectures and Features. IEEE Press, 1997.

  3. Texas Instruments. TMS320C2x User's Guide. January 1993. Revision C.

  4. A. Sudarsanam. Code Optimization Libraries for Retargetable Compilation for Embedded Digital Signal Processors. PhD thesis, Princeton University, November 1998.

  5. G. Araujo and S. Malik. Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures. In Proceedings of 8th International Symposium on System Synthesis, pp. 36-41, 1995.

  6. S. Liao, S. Devadas, K. Keutzer, and S. Tjiang. Instruction Selection Using Binate Covering for Code Size Optimization. In Proceedings of the International Conference on Computer-Aided Design, pp. 393-399, 1995.

  7. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Storage Assignment to Decrease Code Size. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 186-195, June 1995.

  8. R. Leupers and P. Marwedel. Time-constrained Code Compaction for DSPs. In Proceedings of the 8th International Symposium on System Synthesis, pp. 54-59, 1995.

  9. R. Leupers and P. Marwedel. Instruction Selection for Embedded DSPs with Complex Instructions. In Proceedings of the European Design Automation Conference, pp. 200-205, 1996.

  10. R. Leupers and P. Marwedel. Algorithms for Address Assignment in DSP Code Generation. In Proceedings of the International Conference on Computer-Aided Design, pp. 109-112, 1996.

  11. B. Wess. On the Optimal Code Generation for Signal Flow Graph Computation. In Proceedings of the International Symposium on Circuits and Systems, pp. 444-447, 1990.

  12. B. Wess. Automatic Code Generation for Integrated Digital Signal Processors. In Proceedings of the International Symposium on Circuits and Systems, pp. 33-36, 1991.

  13. B. Wess. Automatic Instruction Code Generation Based on Trellis Diagrams. In Proceedings of the International Symposium on Circuits and Systems, pp. 645-648, 1992.

  14. B. Wess, W. Kreuzer, and M. Gotschlich. Automatic Generation of Optimized DSP Assembly Code. In Proceedings of the International Conference on Industrial Electronics, Control, and Instrumentation, pp. 979-984, 1995.

  15. B. Wess and M. Gotschlich. Optimal DSP Memory Layout Generation as a Quadratic Assignment Problem. In Proceedings of the International Symposium on Circuits and Systems, pp. 1712-1715, 1997.

  16. S. Bhattacharyya, J. Buck, S. Ha, and E. Lee. Generating Compact Code from Dataflow Specifications of Multirate DSP Algorithms,” tech. rep., UCB/ERL-93-36, Electronics Research Laboratory, University of California, Berkeley, CA 94720, 1993.

    Google Scholar 

  17. E. Lee, W. Ho, E. Goei, J. Bier, and S. Bhattacharyya. Gabriel: A Design Environment for DSP,” Ieee Transactions on Acoustics, Speech, and Signal Processing, pp. 1751-1762, November 1989.

  18. D. Powell, E. Lee, and W. Newman. Direct Synthesis of Optimized DSP Assembly Code from Signal Flow Block Diagrams,” Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, 5: 553-556, 1992.

    Google Scholar 

  19. M. Saghir, P. Chow, and C. Lee. Exploiting Dual Data-Memory Banks in Digital Signal Processors. In Proceedings of the ACM SIGARCH Conference on Architectural Support for Programming Languages and Operating Systems, pp. 234-243, 1996.

  20. W. Lin. An Optimizing Compiler for the TMS320C25 DSP Processor,” Master's thesis, University of Toronto, 1995.

  21. C. Gebotys. DSP Address Optimization Using a Minimum Cost Circulation Technique. In Proceedings of the International Conference on Computer-Aided Design, pp. 100-103, November 1997.

  22. Texas Instruments. TMS320C5x User's Guide. January 1993.

  23. G. Araujo, A. Sudarsanam, and S. Malik. Instruction Set Design and Optimization for Address Computation in DSP Architectures. In Proceedings of 9th International Symposium on System Synthesis, pp. 102-107, 1996.

  24. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-completeness. W. H. Freeman and Company, 1979.

  25. P. Briggs, K. Cooper, and L. Torczon. Improvements to Graph Coloring Register Allocation,” Acm Transactions on Programming Languages and Systems, 16(3): 428-455, May 1994.

    Google Scholar 

  26. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Code Optimization Techniques for Embedded DSP Microprocessors. In Proceedings of the 32nd Design Automation Conference, pp. 599-604, June 1995.

  27. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, A. Wang, G. Araujo, A. Sudarsanam, S. Malik, V. Živojnović, and H. Meyr. Code Generation and Optimization Techniques for Embedded Digital Signal Processors. In Hardware/Software Co-Design (G. D. Micheli and M. Sami, eds.), pp. 165-186, Kluwer Academic Publishers, 1996. Proceedings of the NATO Advanced Study Institute on Hardware/Software Co-Design.

  28. R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tjiang, S.-W. Liao, C.-W. Tseng, M. Hall, M. Lam, and J. Hennessy. SUIF: A Parallelizing and Optimizing Research Compiler,” tech. rep., CSL-TR-94-620, Stanford University, May 1994.

  29. V. Živojnović, J. M. Velarde, and C. Schläger. DSPstone: A DSP-oriented Benchmarking Methodology,” tech. rep., Aachen University of Technology, August 1994.

  30. A. Sudarsanam, S. Malik, S. Tjiang, and S. Liao. Optimization of Embedded DSP Programs Using Post-pass Data-flow Analysis. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pp. 695-698, 1997.

Download references

Author information

Authors and Affiliations

  1. Electrical Engineering University of California at Los Angeles, USA

    Ashok Sudarsanam

  2. Department of Electrical Engineering, Princeton University, Princeton, NJ, USA

    Sharad Malik

  3. Tensilica, Inc., Cupertino, CA, USA

    Steve Tjiang

  4. Synopsys, Inc., Mountain View, CA, USA

    Stan Liao

Authors
  1. Ashok Sudarsanam
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sharad Malik
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Steve Tjiang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Stan Liao
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sudarsanam, A., Malik, S., Tjiang, S. et al. Paged Absolute Addressing Mode Optimizations for Embedded Digital Signal Processors Using Post-pass Data-flow Analysis. Design Automation for Embedded Systems 4, 41–59 (1999). https://doi.org/10.1023/A:1008810300304

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008810300304

Search

Navigation