Skip to main content
SpringerLink
Log in

Rapid System Prototyping for High Performance Reconfigurable Computing

  • Published:
Design Automation for Embedded Systems Aims and scope Submit manuscript

Abstract

This paper proposes a soft-reconfigurable coarse grain platform, called J-platform, based on a very few types of computational cells, and shows how a range of advanced applications can be mapped for achieving high performance. Two very flexible cells are proposed that account for the versatility of the approach. These are the MA_PLUS, which is an enhanced Multiply-Add cell, and the UNL, a Universal NonLinear cell. These two cells, together, provide an unprecedented capability for ‘coarse-grain reconfigurable computing,’ as discussed in the paper. Although the applications of the platform range from FIR filtering of images to large-scale inverse problems, the paper demonstrates mapping of two specific advanced problems, namely (1) Reconstruction of Computerized Tomography images from fan beam projections, and (2) Color Conversion of Video from the RGB to HSI domains. Speed-up by factors of 20 or more over today's work stations is estimated.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Proc. IEEE International Workshop on Rapid System Prototyping. 1998. (J. Becker, M. Glesner, and R. Lauereins eds.).

  2. Proc. IEEE International Conference on Wafer Scale Integration. 1991. (M. J. Little, and V. K. Jain eds.).

  3. Proc. IEEE International Conference on Wafer Scale Integration. 1992. (V. K. Jain, and P. Wyatt eds.).

  4. Raffel, J. I., Anderson, A. H., Chapman, G. H., Konkle, K. H., Mathur, B., Soares, A. M., and Wyatt, P. W. 1985. A wafer-scale digital integrator using restructurable VLSI. IEEE Trans. on Electron Devices Jan., vol. ED-32: p. 479

    Google Scholar 

  5. Rhodes, F. M., Dituri, J. J., Chapman, G. H., Emerson, B. E., Soares, A. M., and Raffel, J. I. 1988. A monolithic Hough transform processor based on restructurable VLSI. IEEE Trans. on Pattern Analysis and Machine Intelligence 10(1): 106–110.

    Google Scholar 

  6. Jain, V. K., Hikawa, H., and Keezer, D. C. 1992. An architecture for WSI rapid prototyping. IEEE Computer April, pp. 71–72.

  7. Becker, J., and Hartenstein, R. 1998. Real-time prototyping in microprocessor/accelerator symbiosis. Proc. IEEE International Workshop on Rapid System Prototyping.

  8. Maziarz, B. M., and Jain, V. K. 1998. Rapid prototyping of parallel processing systems on TESH. IEEE Int. Workshop on Rapid Prototyping. June, pp. 19–24.

  9. Jain, V. K., and Lin, L. 1994. Image processing using a universal nonlinear cell. IEEE Trans. on Components Packaging and Manufacturing Technology August, pp. 342–349.

  10. Jain, V. K., Shrivastava, S., Snider, A. D., Damerow, D., and Chester, D. B. 1999. Hardware implementation of a nonlinear processor. IEEE Int. Symp. on Circuits and Systems May.

  11. Jain, V. K., and Lin, L. 1996. Floating-point nonlinear DSP coprocessor cell—Two cycle chip. Proc. IEEE Workshop on VLSI Signal Processing Oct., pp. 45–54.

  12. Jain, V. K., and Lin, L. 1998. Nonlinear DSP coprocessor cells—one and two cycle chips. Proc. Int. Symposium on Circuits and Systems (ISCAS) May.

  13. Kung, S. Y. 1988. VLSI Array Processors. Prentice-Hall.

  14. Hagihara, Y., et al. 1998. A 2.7 ns 0.25 µm CMOS 54× 54b multiplier. Proc. IEEE Int. Solid State Circuits Conf. Feb., pp. 296–297.

  15. Goto, Gensuke, et al. 1997. A 4.1-ns compact 54 × 54-b multiplier utilizing sign-select Booth encoders. IEEE Journal of Solid-State Circuits Nov., 32: 1676–1682.

    Google Scholar 

  16. Kak, A. C., and Slaney, M. 1988. Principles of Computerized Tomographic Imaging. New York: IEEE Press.

    Google Scholar 

  17. Agi, I., Hurst, Paul J., and Current, K. W. 1993. An image processing IC for backprojection and spatial histogramming in a pipelined array. IEEE Journal of Solid-State Circuits 28(3).

  18. Gonzalez, R. C., and Woods, R. E. 1992. Digital Image Processing. Addison-Wesley.

  19. Bhaskaran, V., and Konstantinides, K. 1988. Image and Video Compression. Prentice-Hall.

  20. Maziarz, B. M. 1998. Reconfigurable TESH connected parallel computers. Ph.D. Dissertation, University of South Florida, July.

  21. Maziarz, B. M., and Jain, V. K. Automatic reconfiguration and yield of the TESH multicomputer Network: Theory, Algorithm and Software. Submitted to IEEE Trans. on Computers.

  22. V. Jain, K., and Lin, L. 1995. High-speed double precision computation of nonlinear functions. In Knowles and McAllister, editors, Proc. Int. Symposium on Computer Arithmetic July, pp. 107–114.

  23. Shrivastava, S., and Jain, V. K. 1999. Rapid system prototyping for high performance reconfigurable computing. IEEE Int. Workshop on Rapid System Prototyping June, pp. 32–37.

  24. Tao, Y., and Jain, V. K. 1999. Fast video motion estimation using the reconfigurable J-platform. Int. Workshop on Digital and Computational Video Dec.

Download references

Author information

Authors and Affiliations

  1. University of South Florida, Tampa, Florida, 33620, U.S.A.

    Vijay Jain & S. Shrivastava

Authors
  1. Vijay Jain
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S. Shrivastava
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jain, V., Shrivastava, S. Rapid System Prototyping for High Performance Reconfigurable Computing. Design Automation for Embedded Systems 5, 339–350 (2000). https://doi.org/10.1023/A:1008914504797

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008914504797

Search

Navigation