Skip to main content

Advertisement

Log in

Low Power Rake Receiver and Viterbi Decoder Design for CDMA Applications

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

In this paper, we address the issues of designing lowpower VLSI implementation of the Code DivisionMultiple Access (CDMA) receiver. Among all the digitalfunctional blocks of a CDMA receiver, the RAKEreceiver and the Viterbi decoder are the mostcomputational intensive and hence consume most of thepower. In this work, we propose new VLSI architecturesfor these two functional blocks which consumesignificantly lower power. In particular, were-organize the structure of the pilot-aided RAKEdemodulator to reduce the operational frequency of thearithmetic components and we propose a newAdd-Compare-Select (ACS) architecture for the Viterbidecoder which can reduce the complexity of thecomputation. Also a novel pre-computationalarchitecture is proposed to further reduce the powerconsumption of the ACS unit. Experimental results showsignificant reduction in power consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. T. Ojanpera, “Overview of Research Activities for Third Generation Mobile Communication”, in S.G. Glisic and P.A. Leppanen (eds.), Wireless Communications TDMA versus CDMA, Kluwer Academic Publishers, 1997.

  2. A. Sampath, P.S. Kumar and J.M. Holtzman, “Power Control and Resource Management for a Multimedia Wireless CDMA System”, in PIMRC'95, September, 1995.

  3. A. Bellaouar and M.I. Elmasry, Low-Power Digital VLSI Design: Circuits and Systems, Kluwer Academic Publishers, 1995.

  4. A.P. Chandrakasan and R.W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, 1995.

  5. G. Yeap, Practical Low Power Digital VLSI Design, Kluwer Academic Publishers, 1998.

  6. R. Price and P.E. Green Jr., “A Communication Technique for Multipath Channels”, in Proceedings of IRE, Vol. 46, pp. 555–570, 1958.

    Google Scholar 

  7. S. Sheng, L. Lynn, J. Peroulas, K. Stone, I. O'Donnell and R. Brodersen, “A Low-Power CMOS Chipset for Spread Spectrum Communications”, in Proceedings of IEEE International Solid-State Circuits Conference, 1996, pp. 346–347.

  8. S. Sheng and R. Brodersen, Low-Power CMOS Wireless Communications – A Wideband CDMA System Design, Kluwer Academic Publishers, 1998.

  9. J. Viterbi, CDMA, Principles of Spread Spectrum Communication, Addison-Wesley, 1995.

  10. A.J. Viterbi, “Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm”, in IEEE Trans. on Information Theory, IT-13, April 1967.

  11. H. Lou, “Implementing the Viterbi Algorithm: Fundamentals and Real-Time Issues for Processors Designers”, IEEE Signal Processing Magazine, Vol. 12, No.5, pp. 42–52, 1995.

    Google Scholar 

  12. A.J. Viterbi and J.K. Omura, Principles of Digital Communication and Coding, McGraw Hill: New York, 1979.

    Google Scholar 

  13. G.D. Forney Jr., “The Viterbi Algorithm”, in IEEE Proceedings, IT-61(3), March 1973, pp. 268–278.

    Google Scholar 

  14. I. Kang and A.N. Willson, Jr., “A 0.24 mW, 14.4 Kbps, r = 1/2, k = 9 Viterbi Decoder”, in Proceedings of IEEE CICC, 1997.

  15. C.B. Shung, P.H. Siegel, G. Ungerboeck and H.K. Thaper, “VLSI Architectures for Metric Normalization in the Viterbi Algorithm”, in 1990 International Conference on Communications, Atlanta, Georgia, April 1990.

  16. H. Lou, “Viterbi Decoder Design for the IS-95 CDMA Forward Link”, in Proceedings of IEEE 46th Vehicular Technology Conference, 1996, pp. 1346–1350.

  17. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh and M. Papaefthymiou, “Precomputation-Based Sequential Logic Optimization for Low Power”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 2, No.4, pp. 426–436, 1994.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Tsui, Cy., Cheng, R.SK. & Ling, C. Low Power Rake Receiver and Viterbi Decoder Design for CDMA Applications. Wireless Personal Communications 14, 49–64 (2000). https://doi.org/10.1023/A:1008961028130

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008961028130

Navigation