Abstract
The presence of an effective verification process at an earlier phase of the system development lifecycle will have a greater impact on productivity and product quality than a verification process at a later phase. The usual verification process at the later coding phases involves some form of testing. As high-level design cannot be tested in the same way as code, an option at that phase is some kind of formal verification. A process of verification is presented for the high-level design phase of an operating system development, where both rigorous and formal verification are used, and the rigorous directs the formal. The methodology is based on temporal logic. Formal proofs are manageable on an in-house theorem prover.
Similar content being viewed by others
References
Abadi, M. 1987. Temporal-logic theorem proving. Ph.D. Thesis, Stanford University, USA, Report No. STAN-CS–87–1151.
Clarke, E.M., Grumberg, O., and Long, D.E. 1994. Model checking and abstraction, ACM TOPLAS 16: 5.
Fagan, M.E. 1976. Design and code inspections to reduce errors in program development, IBM Sys. J. 15(3): 181–211.
Gough, G.D. 1984. Decision procedures for temporal logic. M.Sc. Dissertation, Department of Computer Science, University of Manchester, UK, Technical Report Series UMCS–89–10–1.
Hussak, W. 1995. Temporal analysis of a microkernel, Software Eng. J. 10: 1.
Hussak, W., and Keane, J.A. 1998. Cost-effective specification and verification of an operating systems case study. Technical Report, Department of Computation, UMIST.
Keane, J.A. 1994. An overview of the flagship system, J. Funct. Programming 4: 1.
Keane, J.A., and Hussak, W. 1994. A formal approach to determining parallel resource bindings. Proc. 16th Int. Conf. Software Eng., IEEE Press.
rPong, F., and Dubois, M. 1995. A new approach for the verification of cache coherence protocols, IEEE Trans. Parallel Distributed Syst. 6: 8.
Skelton, C.J., Hammer, C., Lopez, M. et al. 1992. EDS: A parallel computer system for advanced information processing. In Etiemble, D., and Syre, J.-C., Eds. PARLE'92, LNCS-605, Springer-Verlag.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Keane, J.A., Hussak, W. A Design Phase Directed Formal Verification Process. Software Quality Journal 8, 255–269 (1999). https://doi.org/10.1023/A:1008973920498
Issue Date:
DOI: https://doi.org/10.1023/A:1008973920498