Skip to main content
Log in

Verification of a Radio-Based Signaling System Using the STATEMATE Verification Environment

  • Published:
Formal Methods in System Design Aims and scope Submit manuscript

Abstract

With the trend to partially move safety-related features from courtyards into on-board control software, new challenges arise in supporting such designs by formal verification capabilities, essentially entailing the need for a model-based design process. This paper reports on the usage of the STATEMATE Verification Environment to model and verify a radio-based signaling system, a trial case study offered by the German train system company DB. It shows, that industrially sized applications can be modeled and verified with a verification tool to be offered as a commercial product by I-Logix, Inc.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. A. Allara, M. Bombana, S. Comai, B. Josko, R. Schlör, and D. Sciuto, “Specification of embedded monitors for property checking,” in Proceedings of the Forum on Design Languages, FDL'99, ECSI, 1999, pp 117–126.

  2. A. Allara, S. Comai, and R. Schlör, “System verification using user-friendly interfaces,” in Design, Automation and Test in Europe/User Forum, IEEE Computer Society Press, Los Alamitos, 1999, pp. 167–172.

    Google Scholar 

  3. R. Anderson, P. Beame, S. Burns, W. Chan, F. Modugno, D. Notkin, and J. Reese, “Model checking large software specifications,” IEEE Transactions on Software Engineering, Vol. 24, No. 7, pp. 498–520, 1998.

    Google Scholar 

  4. C. Bernardeschi, A. Fantechi, S. Gnesi, S. LaRosa, G. Mongardi, and D. Romano, “A formal verification environment for railway signaling design,” Formal Methods in System Design, Vol. 12, No. 2, pp. 139–162, 1998.

    Google Scholar 

  5. T. Bienmüller, J. Bohn, H. Brinkmann, U. Brockmeyer, W. Damm, H. Hungar, and P. Jansen, “Verification of automotive control units,” in E.-R. Olderog and B. Steffen (Eds.), Correct System Design, Springer Verlag, Berlin, 1999, number 1710 in LNCS, pp. 319–341.

    Google Scholar 

  6. T. Bienmüller, U. Brockmeyer, W. Damm, G. Döhmen, C. Eßmann, H.-J. Holberg, H. Hungar, B. Josko, R. Schlör, G. Wittich, H. Wittke, G. Clements, J. Rowlands, and E. Sefton, “Formal verification of an avionics application using abstraction and symbolic model checking,” in F. Redmill and T. Anderson (Eds.), Towards System Safety—Proceedings of the Seventh Safety-critical Systems Symposium, Huntingdon, UK, Safety-Critical Systems Club, Springer Verlag, Berlin, 1999, pp. 150–173.

    Google Scholar 

  7. A.D. Bimbo and E. Vicario, “A visual formalism for computational tree logic,” Journal of Visual Languages, Vol. 10, pp. 165–187, 1999.

    Google Scholar 

  8. J. Bohn, U. Brockmeyer, C. Eßmann, and H. Hungar, “SMI—System Modelling Interface, Draft Version 0.1,” Technical Report, Kuratorium OFFIS, e.V., Oldenburg, 1999.

  9. J. Bohn, W. Damm, O. Grumberg, H. Hungar, and K. Laster, “First-order-CTL model checking,” in FSTTCS, Springer Verlag, Berlin, 1998, number 1530 in LNCS, pp. 283–294.

    Google Scholar 

  10. A. Borälv, “Case study: Formal verification of a computerized railway interlocking,” Formal Aspects of Computing, Vol. 10, pp. 338–360, 1998.

    Google Scholar 

  11. U. Brockmeyer and H. Hungar, “SSL—System Specification Language, Draft Version 0.1,” Technical Report, Kuratorium OFFIS, e.V., Oldenburg, 1999.

  12. A. Cimatti, F. Giunchiglia, G. Mongardi, D. Romano, F. Torielli, and P. Traverso, “Formal verification of a railway interlocking system using model cecking,” Formal Aspects of Computing, Vol. 10, pp. 361–380, 1998.

    Google Scholar 

  13. W. Damm and D. Harel, “LSCs: breathing life into message sequence charts,” in FMOODS'99 IFIP TC6/ WG6.1 Third International Conference on Formal Methods for Open Object-Based Distributed Systems, Kluwer Academic Publishers, NY, 1999.

    Google Scholar 

  14. W. Damm, B. Josko, H. Hungar, and A. Pnueli, “A compositional real-time semantics of STATEMATE designs,” in W.-P. de Roever (Ed.), Proceedings, International Symposium on Compositionality—The Significant Difference, Springer-Verlag, 1998, Lecture Notes in Computer Science.

  15. M. Fessler and J. Schütte, “Die methode B—Sichere software f¨ur bahnanwendungen, 1999,” Presentation at Formale Techniken für Eisenbahnsicherungssysteme—FORMS'99, http://www.ifra.ing.tu-bs.de/forms/.

  16. K. Feyerabend, “Realtime Symbolic Timing Diagrams,” Technical Report, Carl von Ossietzky Universität Oldenburg, 1996.

    Google Scholar 

  17. K. Feyerabend and B. Josko, “A visual formalism for real time requirement specifications,” in Proceedings of the 4th International AMAST Workshop on Real-Time Systems and Concurrent and Distributed Software, ARTS'97, Lecture Notes in Computer Science 1231, 1997, pp. 156–168.

  18. W.J. Fokkink and P. Hollingshead, “Verification of interlockings: from control tables to ladder logic diagrams,” in Proceedings of the 3rd Workshop on Formal Methods for Industrial Critical Systems–FMICS'98, Amsterdam. Stichting Mathematisch Centrum, 1998.

  19. J. Groote, J. Koorn, and S. van Vlijmen, “The safety guaranteeing system at station Koorn-Kersenboogerd,” in Proceedings of the 10th IEEE Conference on Computer Assurance COMPASS 95, IEEE, 1995, pp. 131–150.

  20. T.V. Group, “VIS: A system for verification and synthesis,” in 8th international Conference on Computer Aided Verification, number 1102 in LNCS, 1996. VIS 1.3 is available from the VIS home-page: http://wwwcad. eecs.Berkeley.EDU/~vis.

  21. D. Harel and M. Politi, Modeling Reactive Systems with Statecharts: The STATEMATE Approach. Part No. D–1100–43. i-Logix Inc., Three Riverside Drive, Andover, MA 01810, June 1996.

    Google Scholar 

  22. V.Hartonas-Garmhausen, S. Campos, A. Cimatti, E. Clarke, and F. Giunchiglia, “Verification of a safetycritical railway interlocking system with real-time constraints,” in Proceedings of the 28th International Symposium on Fault-Tolerant Computing (FTCS-28), IEEE Computer Society Press, 1998, pp. 458–463.

  23. J. Hoffmann, H.-J. Holberg, and R. Schlör, “Industrieller einsatz formaler verifikationsmethoden,” Feb. 2000. to appear in ITG/GI/GMM-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Frankfurt/Main.

  24. ITU-T, ITU-T Recommendation Z.120: Message Sequence Chart (MSC). ITU-T, Geneva, October 1996.

    Google Scholar 

  25. L.E. Moser, Y. Ramakrishna, G. Kutty, P. Melliar-Smith, and L. Dillon, “Agraphical environment for design of concurrent real-time systems,” ACM Transactions on Software Engineering and Methodology, Vol. 6, No. 1, pp. 31–79, 1997.

    Google Scholar 

  26. OMG, Unified Modeling Language Specification, Version 1.3. OMG, 1999. http://www.rational.com/uml/ resources/documentation.

  27. F. Pilarski, “Cost effectiveness of formal methods in the development of avionics systems at aerospatiale,” in 17th Digital Avionics Systems Conference, Seattle, October 1998.

  28. H.-J. Reder, “Entwicklungsmethodik und werkzeugkette GRACE, 1999,” Presentation at Formale Techniken für Eisenbahnsicherungssysteme—FORMS'99, http://www.ifra.ing.tu-bs.de/forms/.

  29. R. Schlör, B. Josko, and D. Werth, “Using a visual formalism for design verification in industrial environments,” in VISUAL'98, number 1385 in LNCS, Springer Verlag, 1998, pp. 208–221.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Damm, W., Klose, J. Verification of a Radio-Based Signaling System Using the STATEMATE Verification Environment. Formal Methods in System Design 19, 121–141 (2001). https://doi.org/10.1023/A:1011279932612

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1011279932612

Navigation