Abstract
The objective of this paper is to generate a Application-Oriented Test Procedure to be used by a FPGA user in a given application. General definitions concerning the specific problem of testing RAM-based FPGAs are first given such as the important concept of 'AC-non-redundant fault.' Using a set of circuits implemented on a XILINX 4000E, it is shown that a classical test pattern generation performed on the circuit netlist gives a low AC-non-redundant fault coverage and it is pointed out that test pattern generation performed on a FPGA representation is required. It is then demonstrated that test pattern generation performed on the FPGA representation can be significantly accelerated by removing most of the AC-redundant faults. Finally, a technique is proposed to even more accelerate the test pattern generation process by using a reduced FPGA description.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
W.K. Huang, F.J. Meyer, N. Park, and F. Lombardi, “Testing Memory Modules in SRAM-based Configurable FPGAs,” in IEEE International Workshop on Memory Technology, Design and Test, August 1997.
F. Lombardi, D. Ashen, X.T. Chen, and W.K. Huang, “Diagnosing Programmable Interconnect Systems for FPGAs,” in FPGA '96, Monterey, USA, 1996, pp. 100-106.
H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, and H. Fujiwara, “A Test Methodology for Interconnect Structures of LUT-based FPGAs,” in IEEE 5th Asian Test Symposium, November 1996, pp. 68-74.
H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, and H. Fujiwara, “Testing for the Programming Circuits of LUT-based FPGAs,” in IEEE 6th Asian Test Symposium, November 1997, pp. 242-247.
M. Renovell, J. Figueras, and Y. Zorian, “Test of RAM-Based FPGA: Methodology and Application to the Interconnect,” in 15th IEEE VLSI Test Symposium, Monterey, CA, USA, May 1997, pp. 230-237.
M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “SRAM-based FPGA: Testing the LUT/RAM Modules,” in IEEE International Test Conference, Washington, DC, USA, Oct. 18–23, 1998, pp. 1102-1111.
M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, “Minimizing the number of Test Configurations for Different FPGA Families,” in IEEE 8th Asian Test Symposium, Shangai, China, November 1999.
C. Stroud, P. Chen, S. Konala, and M. Abramovici, “Evaluation of FPGA Ressources for Built-in Self Test of Programmable Logic Blocks,” in Proc. of 4th ACM/SIGDA Int. Symposium on FPGAs, 1996, pp. 107-113.
C. Stroud, S. Wijesuraya, C. Hamilton, and M. Abramovici, “Built-in Self Test of FPGA Interconnect,” in International Test Conference, Washington, USA, Oct. 18–23, 1998, pp. 404-411.
S.M. Trimberger (ed), Field-Programmable Gate Array Technology, Norwell, MA: Kluwer Academic Publishers, 1994.
Xilinx, The Programmable Logic Data Book, San Jose, USA, 1994.
L. Zhao, D.M.H. Walker, and F. Lombardi, “Detection of Bridging Faults in Logic Resources of Configurable FPGAs Using IDDQ,” in International Test Conference, Washington, USA, Oct. 18–23, 1998, pp. 1037-1046.