Abstract
We present a framework for run-time reconfigurable systems. The framework provides a methodology and a design representation which allow to plug in different design and implementation tools. Front-end tools cover design capture, temporal partitioning and scheduling; back-end tools provide reconfiguration control, communication channel generation, estimation, and the final code composition. This paper elaborates on two of the framework's main issues: First, we discuss the design representation comprising aspects of the problem, the target architecture, and the communication channels. Second, we present a hierarchical approach to reconfiguration control in multi-FPGA systems.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
E. Sanchez, M. Sipper, J.-O. Haenni, J.-L. Beuchat, A. Stauffer, and A. Perez-Uribe. Static and dynamic configurable systems. IEEE Transactions on Computers, 48: 556-564, 1999.
B. L. Hutchings and M. J. Wirthlin. Implementation approaches for reconfigurable logic applications. In International Workshop on Field-Programmable Logic and Applications, pp. 419-428, 1995.
M. Kaul and R. Vemuri. Optimal temporal partitioning and synthesis for reconfigurable architectures. In Design, Automation and Test in Europe, pp. 389-396, 1998.
K. Purna and D. Bhatia. Temporal partitioning and scheduling dataflow graphs for reconfigurable computers. IEEE Transactions on Computers, 48: 579-590, 1999.
M. Eisenring and M. Platzner. Synthesis of interfaces and communication in reconfigurable embedded systems. IEE Proceedings-Computers and Digital Techniques, 147: 159-165, 2000.
M. O 'Nils and A. Jantsch. Communication in hardware/software embedded systems-A taxonomy and problem formulation. In 15th NORCHIP Seminar, Copenhagen, Denmark, pp. 67-74, November 1997.
R. B. Ortega, L. Lavagno, and G. Borriello. Models and methods for HW/SW intellectual property interfacing. In NATO Advanced Study Institute on System-Level Synthesis, 1998.
P. Chou, R. Ortega, K. Hines, K. Partridge, and G. Borriello. ipChinook: An integrated IP-based design framework for distributed embedded systems. In 36th Design Automation Conference, New Orleans, LA, June 1999.
M. Eisenring and J. Teich. Domain-specific interface generation from dataflow specifications. In Sixth International Workshop on Hardware/Software Codesign, Seattle, WA, pp. 43-47, March 1998.
M. Eisenring and M. Platzner. An implementation framework for run-time reconfigurable systems. In 2nd International Workshop on Engineering of Reconfigurable Hardware/Software Objects, Las Vegas, NV, pp. 151-157, June 2000.
M. Eisenring and M. Platzner. Optimization of run-time reconfigurable embedded systems. In 10th International Workshop on Field Programmable Logic and Applications, Villach, Austria, pp. 565-574, August 2000.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Eisenring, M., Platzner, M. A Framework for Run-time Reconfigurable Systems. The Journal of Supercomputing 21, 145–159 (2002). https://doi.org/10.1023/A:1013627403946
Issue Date:
DOI: https://doi.org/10.1023/A:1013627403946