Skip to main content
SpringerLink
Log in

TA-PSV—Timing Analysis for Partially Specified Vectors

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

We propose a new concept-timing analysis for partially specified vectors (TA-PSV)-that enables the computation of tight timing windows. At one extreme, when the vectors are completely unspecified, TA-PSV reduces to static timing analysis (STA). At the other extreme, when the vectors are completely specified, TA-PSV performs timing simulation (TS). We present a systematic approach to construct a computationally feasible TA-PSV framework using a delay model that captures simultaneous to-controlling switching effects. We also demonstrate how TA-PSV can improve timing validation and also that TA-PSV significantly improves efficiency of timing-oriented test generation by reducing the search space.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Piscataway, NJ: IEEE Press, 1995.

    Google Scholar 

  2. V. Chandramouli and K.A. Sakallah, “Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time,” in Proc. of ACMDesign Automation Conf., 1996, pp. 617–622.

  3. A. Chatzigeorgiou, S. Nikolaidis, and I. Tsoukalas, “A Modeling Technique for CMOS Gates,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, pp. 557–575, May 1999.

    Google Scholar 

  4. L.C. Chen, S.K. Gupta, and M.A. Breuer, “Incremental Timing Analysis—Intuition and Implementation,” in SRC TECHCON 2000, September 2000.

  5. L.C. Chen, S.K. Gupta, and M.A. Breuer, “A New Framework for Static Timing Analysis, Incremental Timing Analysis, and Timing Simulation,” in Proc. of IEEE Asian Test Symp., 2000, pp. 102–107.

  6. L.C. Chen, S.K. Gupta, and M.A. Breuer, “A New Gate Delay Model for Simultaneous Switching and Its Applications,” in Proc. of ACM Design Automation Conf., 2001, pp. 289–294.

  7. W.Y. Chen, “Test Generation for Crosstalk Noise in VLSI Circuits,” Ph.D. Dissertation, University of Southern California, EE-System Dept., 2000.

  8. W.Y. Chen, S.K. Gupta, and M.A. Breuer, “Analytic Models for Crosstalk Delay and Pulse Analysis under Non-ideal Inputs,” in Proc. of IEEE Int'l Test Conf., 1997, pp. 809–818.

  9. W.Y. Chen, S.K. Gupta, and M.A. Breuer, “Test Generation in VLSI Circuits for Crosstalk Noise,” in Proc. of IEEE Int'l Test Conf., 1998, pp. 641–650.

  10. W.Y. Chen, S.K. Gupta, and M.A. Breuer, “Test Generation for Crosstalk-induced Delay in Integrated Circuits,” in Proc. of IEEE Int'l Test Conf., 1999, pp. 191–200.

  11. P. Goel, “An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits,” IEEE Trans. Computers, vol. 30, pp. 215–222, March 1981.

    Google Scholar 

  12. R.B. Hitchcock, “Timing Verification and Timing Analysis Program,” in Proc. of ACM Design Automation Conf., 1982, pp. 594–604.

  13. IEEE DASC Standard Delay Format (SDF)—web page http:// vhdl.org/vi/sdf/.

  14. Y.H. Jun, K. Jun, and S.B. Park, “An Accurate and Efficient Delay Time Modeling for MOS Logic Circuits Using Polynomial Approximation,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 8, pp. 1027–1032, September 1989.

    Google Scholar 

  15. A. Nabavi-Lishi and N.C. Rumin, “Inverter Models of CMOS Gates for Supply Current and Delay Evaluation,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, pp. 1271–1279, October 1994.

    Google Scholar 

  16. L.W. Nagel, “SPICE2, A Computer Program to Simulate Semiconductor Circuits,” Memo UCB/ERL M520, University of California, Berkeley, May 1975.

  17. Y.H. Shih, Y. Leblebici, and S.M. Kang, “ILLIADS: A Fast Timing and Reliability Simulator for Digital MOS Circuits,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 12, pp. 1387–1402, September 1993.

    Google Scholar 

  18. C. Visweswariah and R.A. Rohrer, “Piecewise Approximate Circuit Simulation,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 10, pp. 861–870, July 1991.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering—Systems, University of Southern California, Los Angeles, CA, 90089-2562, USA

    Liang-Chi Chen, Sandeep K. Gupta & Melvin A. Breuer

Authors
  1. Liang-Chi Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sandeep K. Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Melvin A. Breuer
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chen, LC., Gupta, S.K. & Breuer, M.A. TA-PSV—Timing Analysis for Partially Specified Vectors. Journal of Electronic Testing 18, 73–88 (2002). https://doi.org/10.1023/A:1013732107714

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1013732107714

Search

Navigation