Abstract
In this paper a novel architecture for scan-based mixed mode BIST is presented. To reduce the storage requirements for the deterministic patterns it relies on a two-dimensional compression scheme, which combines the advantages of known vertical and horizontal compression techniques. To reduce both the number of patterns to be stored and the number of bits to be stored for each pattern, deterministic test cubes are encoded as seeds of an LFSR (horizontal compression), and the seeds are again compressed into seeds of a folding counter sequence (vertical compression). The proposed BIST architecture is fully compatible with standard scan design, simple and flexible, so that sharing between several logic cores is possible. Experimental results show that the proposed scheme requires less test data storage than previously published approaches providing the same flexibility and scan compatibility.
Similar content being viewed by others
References
M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design,NewYork: Computer Science Press (W.H. Freeman and Co.), 1990.
F. Brglez et al., “Accelerated ATPG and Fault Grading via Testability Analysis,” in Proc. IEEE Int. Symp. on Circuits and Systems, Kyoto, 1985.
F. Brglez, D. Bryan, and K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits,” in Proc. IEEE Int. Symp. on Circuits and Systems, 1989, pp. 1929–1934.
K. Chakrabarty, B.T. Murray, and V. Iyengar, “Built-In Test Pattern Generation for High-Performance Circuits using Twisted-Ring Counters,” in Proc. 17th IEEE VLSI Test Symp., Dana Point, CA, 1999, pp. 22–27.
K. Chakrabarty and S. Swaminathan, “Built-in Self Testing of High-Performance Circuits using Twisted-Ring Counters,” in Proc. 2000 IEEE International Symposium on Circuits and Systems, 2000, pp. I-72–I-76.
C.-A. Chen and S.K. Gupta, “AMethodology to Design Efficient BIST Test Pattern Generators,” in Proc. IEEE Int. Test Conf., Washington, DC, 1995, pp. 814–823.
C.-A. Chen and S.K. Gupta, “Efficient BIST TPG Design and Test Set Compaction via Input Reduction,” IEEE Trans. onCAD, vol. 17, no. 8, pp. 692–705, August 1998.
K.-T. Chen and C.-J. Lin, “Timing DrivenTest Point Insertion for Full-Scan and Partial-Scan BIST,” in Proceedings IEEE International Test Conference,Washington, DC, 1995, pp. 506–514.
C. Dufaza and G. Cambon, “LFSR Based Deterministic and Pseudo-Random Test Pattern Generator Structures,” in Proc. Eur. Test Conf., Munich, 1991, pp. 27–34.
C. Fagot, O. Gascuel, P. Girard, and C. Landrault, “On Calculating Efficient LFSR Seeds for Built-in Self Test,” in Proc. IEEE Eur. TestWorkshop 1999 (ETW'99), Constance, Germany, 1999, pp. 7–14.
S. Hellebrand, H.-G. Liang, and H.-J. Wunderlich, “A Mixed Mode BIST Scheme Based on the Reseeding of Folding Counters,” in Proceedings IEEE International Test Conference, Atlantic City, NJ, October 2000, pp. 778–784.
S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, “Built-in Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers,” IEEE Trans. on Comp., vol. 44, no. 2, pp. 223–233, February 1995.
S. Hellebrand, B. Reeb, S. Tarnick, and H.-J Wunderlich, “Pattern Generation for a Deterministic BIST Scheme,” in Proc. IEEE/ACM Int. Conf. on CAD-95, San Jose, CA, November 1995, pp. 88–94.
S. Hellebrand, H.-J. Wunderlich, and A. Hertwig, “Mixed-Mode BIST using Embedded Processors,” Journal of Electronic Testing Theory and Applications (JETTA), vol. 12, nos. 1/2, pp. 127–138, February/April 1998.
D. Kagaris, S. Tragoudas, and A. Majumdar, “On the use of Counters for Reproducing Deterministic Test Sets,” IEEE Trans. on Comp., vol. 45, no. 12, pp. 1405–1419, December 1996.
G. Kiefer, H. Vranken, E.J. Marinissen, and H.-J. Wunderlich, “Application of Deterministic Logic BIST on Industrial Circuits,” in Proc. IEEE International Test Conference, ITC 2000, Atlantic City, NJ, October 3–5, 2000.
G. Kiefer and H.-J. Wunderlich, “Using BIST Control for Pattern Generation,” in Proc. IEEE Int. Test Conf., Washington, DC, November 1997, pp. 347–355.
B. Koenemann, “LFSR-Coded Test Patterns for Scan Designs,” in Proc. Eur. Test Conf., Munich 1991, pp. 237–242.
E.J. McCluskey, “Verification Testing—A Pseudoexhaustive Test Technique,” IEEE Trans. on Comp., vol. C-33, no. 6, pp. 541–546, June 1984.
Y. Savaria, M. Yousef, B. Kaminska, and M. Koudil, “Automatic Test Point Insertion for Pseudo-Random Testing,” in Proceedings International Symposium on Circuits and Systems, 1991, pp. 1960–1963.
N.A. Touba and E.J. McCluskey, “Altering a Pseudo-Random Bit Sequence for Scan-Based BIST,” in Proc. IEEE Int. Test Conf., Washington, DC, 1996, pp. 167–175.
M.J.Y. Williams and J.B. Angell, “Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic,” IEEE Transactions on Computers, vol. C-22, no. 1, pp. 46–60, January 1973.
H.-J. Wunderlich and G. Kiefer, “Bit-Flipping BIST,” in Proc. ACM/IEEE Int. Conf. on CAD-96 (ICCAD96), San Jose, CA, pp. 337-343, November 1996
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Liang, HG., Hellebrand, S. & Wunderlich, HJ. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. Journal of Electronic Testing 18, 159–170 (2002). https://doi.org/10.1023/A:1014993509806
Issue Date:
DOI: https://doi.org/10.1023/A:1014993509806