Abstract
We describe an algorithm for interface synthesis and optimization for embedded system components such as microprocessors, memory ASIC, and network subsystems. The algorithm accepts the timing characteristics of two chips as input, and generates a combinational interface circuitry to implement communication between them. The algorithm consists of two parts. In the first part, we determine the direct pin-to-pin connections employing a 0-1 ILP formulation to minimize wiring area and dynamic power consumption in the resulting interface circuit. In the second part, we use a novel encoding method to synthesize connections between chips which require additional gates in the interface circuit. Experiments show that our algorithm is very effective in practice.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Intel, Embedded Microcontrollers and Processors Vol I & II, 1993.
T. Burks and K. Sakallah, “Min-Max Linear Programming and the Timing Analysis of Digital Circuits,” in Proc. of International Conference on Computer-Aided Design, 1993, pp. 152-155.
A. Gupta and D. Siewiorek, “Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Design,” in Proc. of Design Automation Conference, 1993, pp. 113-119.
K. McMillan and D. Dill, “Algorithms for Interface Timing Verification,” in Proc. of International Conference on Computer-Aided Design, 1992, pp. 48-51.
E. Walkup and G. Borriello, “Interface Timing Verification with Application to Synthesis,” in Proc. of Design Automation Conference, 1994, pp. 106-112.
T.Y. Yen, A. Ishii, A. Casavant, and W. Wolf, “Efficient Algorithms for Interface Timing Verification,” in Proc. of European Design Automation Conference, Feb. 1994.
G. Borriello, “A New Interface Specification Methodology and its Application to Transducer Synthesis,” Ph.D. Thesis, University of California at Berkeley, 1988.
P. Chou, R. Ortega, and G. Borriello, “Synthesis of the Hardware/Software Interface in Microcontroller-Based Systems,” in Proc. of International Conference on Computer-Aided Design, 1992, pp. 488-495.
S. Narayan and D. Gajski, “Interfacing Incompatible Protocols using Interface Process Generation,” in Proc. of Design Automation Conference, 1995, pp. 468-473.
B. Lin and S. Vercauteren, “Synthesis of Concurrent System Interface Modules with Automatic Protocol Conversion Generation,” in Proc. of International Conference on Computer-Aided Design, 1994, pp. 101-108.
J. Sun and R. Brodersen, “Design of System Interface Modules,” in Proc. of International Conference on Computer-Aided Design, 1992, pp. 478-481.
P. Chou, R. Ortega, and G. Borriello, “Interface Co-Synthesis Techniques for Embedded Systems,” in Proc. of International Conference on Computer-Aided Design, 1995, pp. 280-287.
T. Cormen and C.E. Leiserson, and R. Rivest, Introduction to Algorithms, New York: McGraw Hill, 1990.
J.A. Brzozowski and C.H. Seger, Asynchronous Circuits (Ch. 15), Berlin: Springer-Verlag, 1995.
T.-A. Chu, “Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications,” Ph.D. Thesis, Department of Electrical Engineering and Computer Science, MIT, Cambridge, Massachusetts, USA, 1987.
K. Khordoc and E. Cerny, “Semantics and Verification of Action Diagrams with Linear Timing Constraints,” ACM Transactions on Design Automation of Electronic Systems, vol. 3,no. 1, 1998, pp. 21-50.
P. Girodias, E. Cerny, and W.J. Older, “Solving Linear, Min and Max Constraint Systems using CLP Based on Relational Arithmetic,” Journal of Theoretical Computer Science, vol. 173,no. 1, 1997, pp. 253-281.
J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Taubin, and A. Yakovlev, “Lazy Transition Systems: Application to Timing Optimization of Asynchronous Circuits,” in Proc. of International Conference on Computer-Aided Design, 1998, pp. 324-331.
J. Cortadella, M. Kishineevsky, S.M. Burns, and K. Stevens, “Synthesis of Asynchronous Control Circuits with Automatically Generated Relative Timing Assumptions,” in Proc. of International Conference on Computer-Aided Design, 1999, pp. 324-331.
Motorola, M68000 Family Reference, 1990.
Intel, Peripheral Components, 1993.
Intel, Connectivity, 1993.
T. Meng, Synchronization Design for Digital Systems, Dordrecht: Kluwer Academic Publishers, 1991.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Chung, KS., Gupta, R.K., Kim, T. et al. Synthesis and Optimization of Combinational Interface Circuits. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 31, 243–261 (2002). https://doi.org/10.1023/A:1015413306258
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1015413306258