Skip to main content
SpringerLink
Log in

A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper a mathematical formulation and an efficient solution, of the embedded core-based system-on-chip (SOC) test scheduling problem (ECTSP) is presented. The ECTSP can be stated as follows; given a chip with N C cores each having a test T i; where T i takes time \(F\) to execute on a test access mechanism (TAM) of width w j, and a constraint W on the number of top-level test pins; calculate the TAM assignment vector π and the schedule Σ for each test T i, such that the completion time of the full chip test is minimized. All existing approaches have solved the ECTSP by solving the TAM partition and scheduling problem sequentially. In this paper we present an unified approach to solve the ECTSP. We present the first report of a design of reconfigurable core wrapper which allows for a dynamic change in the width of the test access mechanism (TAM) executing a core test. An automatic procedure for the creation of DfT hardware required for reconfiguration using a graph theoretic representation of core wrappers is also presented. For the case of reconfigurable wrappers, efficient algorithms to compute the schedule are presented based upon some recent results in the field of malleable task scheduling. Cases in which the degree of reconfigurability are constrained are considered; the case when only a single core can have reconfigurable wrapper, a schedule with zero TAM idle time can be found in time O(N C(N C + W)lgW), and the case when only 2 different wrapper configurations are allowed can be solved in time O(N C 3). Comparison with existing results on benchmark SOCs show that our algorithms outperform state-of-art ILP formulations not only in schedule makespan, but also significantly reduce computation time.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. J. Aerts and E.J. Marinissen, “Scan Chain Design for Test Time Reduction in Core-Based ICs, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 448–457.

  2. K.P. Belkhale and P. Banerjee, “Approximate Algorithms for the Partitionable IndependentTask Scheduling Problem, ” in Proceedings of the International Conference onParallel Processing, 1990, pp. 72–75.

  3. J. Blazewicz, M.Y. Kovalyov, M. Machowiak, D. Trystram, and J. Weglarz, “Scheduling Malleable Tasks on Parallel Processors to Minimize the Makespan, ” in Proc. of ECCO XIV, May 2001.

  4. K. Chakrabarty, “Design of System-on-a-Chip Test Access Architectures Under Place-and-Route and Power Constraints, ” in Proc. ACM/IEEE Design Automation Conf. (DAC), June 2000, pp. 432–437.

  5. K. Chakrabarty, “Test Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming, ” IEEE Trans. on CAD, vol. 19, no. 10, pp. 1163–1174, Oct. 2000.

    Google Scholar 

  6. K. Chakrabarty, “Optimal Test Access Architectures for Systemon-a-Chip, ” ACM Trans. Design Automation of Electronic Systems, Jan. 2001.

  7. R. Chandramouli and S. Pateras, “Testing Systems on a Chip, ” IEEE Spectrum, pp. 42–47, Nov. 1996.

  8. R.M. Chou, K.K. Saluja, and V.D. Agrawal, “Scheduling Tests for VLSI Systems Under Power Constraints, ” IEEE Trans. VLSI Systems, vol. 5, no. 2, pp. 175–185, 1997.

    Google Scholar 

  9. M.R. Garey and D.S. Johnson, Computers and Intractability, New York: W. H. Freeman, 1979.

    Google Scholar 

  10. M. Garg, A. Basu, T.C. Wilson, D.K. Banerji, and J.C. Majithia, “A New Test Scheduling Algorithm for VLSI Systems, ” in Proc. of the Symp. on VLSI Design, Nov. 1999, pp. 148–153.

  11. I. Ghosh, N.K. Jha, and S. Dey, “Low Overhead Design forTestability and Test Generation Technique for Core-Based Systemson-a-Chip, ” IEEE Trans. on CAD, vol. 18, no. 11, p. 1661, Nov. 1999.

    Google Scholar 

  12. R. Graham, “Bounds on Multiprocessor Timing Anomalies, ” SIAM Journal on Appl. Math, vol. 17, pp. 263–269, 1969.

    Google Scholar 

  13. D. Hochbaum, Approximation Algorithms for NP-Hard Problems, PWS Publishing, 1996.

  14. Y. Huang, W.T. Cheng, C.C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S.M. Reddy, “Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SOC Design, ” in Proc. Asian Test Symposium (ATS), Nov. 2001, p. 5A.3.

  15. IEEE P1500 Web Site, http://grouper.ieee.org/groups/1500/.

  16. V. Immaneni and S. Raman, “Direct Access Test Scheme-Design of Block and Core Cells for Embedded ASICs, ” in Proc. IEEE Intl. Test Conf. (ITC), Sept. 1990, pp. 488–492.

  17. V. Iyengar and K. Chakrabarty, “Precedence-Based, Preemptive, and Power-Constrained Test Scheduling for System-on-a-Chip, ” in Proceedings IEEE VLSI Test Symposium (VTS), Marina del Rey, CA, IEEE Computer Society Press, May 2001, pp. 368–374.

  18. V. Iyengar, K. Chakrabarty, and E.J. Marinissen, “Test Wrapper and Test Access Mechanism Co-Optimization for System-on-a-Chip, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2001, pp. 1023–1032.

  19. V. Iyengar, K. Chakrabarty, and E.J. Marinissen, “On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization, ” in Proc. IEEE VLSI Test Symposium (VTS), 2002.

  20. R. Kapur, M. Lousberg, T. Taylor, B. Keller, P. Reuter, and D. Kay, “CTL, the Language for Describing Core-based Test, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2001, pp. 131–139.

  21. M. Keating and P. Bricaud, Reuse Methodology Manual For System-on-Chip Designs, Kluwer Academic Publishers, 1998.

  22. S. Koranne, “On Test Scheduling for Core-Based SOCs, ” in Proc. of VLSI Design/ASP-DAC 2002, Jan. 2002, pp. 505–510.

  23. S. Koranne and V.S. Choudhary, “Formulating SOC Test Scheduling as a Network Transportation Problem, ” in Proc. Design, Automation, and Test in Europe (DATE), March 2002.

  24. E. Larsson and Z. Peng, “An Integrated System-on-Chip Test Framework, ” in Proc. Design, Automation, and Test in Europe (DATE), March 2001, pp. 138–144.

  25. J.K. Lenstra, D.B. Shmoys, and E. Tardos, “Approximation Algorithms for Scheduling Unrelated Parallel Machines, ” in Proc. 28th Annual IEEE Symposium on Foundations of Computer Science (FOCS), 1987, pp. 217–224.

  26. E.J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, “A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 284–293.

  27. E.J. Marinissen, S.K. Goel, and M. Lousberg, “Wrapper Design for Embedded Core Test, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2000, pp. 911–920.

  28. E.J. Marinissen, R. Kapur, and Y. Zorian, “On Using IEEE P1500 SECT for Test Plug-n-Play, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2000, pp. 770–777.

  29. E.J. Marinissen, K. Kuiper, and C. Wouters, “Test Protocol Expansion in Hierarchical Macro Testing, ” in Proc. IEEE European Test Conf. (ETC), April 1993, pp. 28–36.

  30. E.J. Marinissen and M. Lousberg, “The Role of Test Protocols in Testing Embedded-Core-Based System ICs, ” in Proc. IEEE European Test Workshop (ETW), May 1999, pp. 70–75.

  31. V. Muresan et al., “A Comparison of Classical Scheduling Approaches in Power-Constrained Block-Test Scheduling, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 2000, pp. 882–891.

  32. S. Ravi, G. Lakshminarayana, and N.K. Jha, “Testing of Core-Based Systems-on-a-Chip, ” IEEE Trans. on CAD, vol. 20, no. 3, pp. 426–439, March 2001.

    Google Scholar 

  33. P. Rosinger, B. Al-Hashimi, and N. Nicolici, “Power Constrained Test Scheduling Using Power Profile Manipulation, ” in Proc. Intl. Symposium on Circuits and Systems (ISCS), May 2001, pp. 251–254.

  34. A. Schrijver, Theory of Linear and Integer Programming, John Wiley & Sons, 1986.

  35. M. Sugihara, H. Date, and H. Yasuura, “A Novel Test Methodology for Core-Based System LSIs and a Testing Time Minimization Problem, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 465–472.

  36. P. Varma and S. Bhatia, “A Structured Test Re-Use Methodology for Core-Based System Chips, ” in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 294–302.

  37. Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices, ” in Proc. IEEE VLSI Test Symposium (VTS), April 1993, pp. 6–11.

  38. Y. Zorian, “Test Requirements for Embedded Core-Based Systems and IEEE P1500, ” in Proc. IEEE Intl. Test Conf. (ITC), Nov. 1997, pp. 191–199.

  39. Y. Zorian, E.J. Marinissen, and S. Dey, “Testing Embedded-Core Based System Chips”, in Proc. IEEE Intl. Test Conf. (ITC), Oct. 1998, pp. 130–143.

Download references

Author information

Authors and Affiliations

  1. Tanner Research, Inc., 2650 E. Foothill Bl., Pasadena, CA, 91107, USA

    Sandeep Koranne

Authors
  1. Sandeep Koranne
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Koranne, S. A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm. Journal of Electronic Testing 18, 415–434 (2002). https://doi.org/10.1023/A:1016593423844

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1016593423844

Search

Navigation