Abstract
In this paper, a new analytical model for performance analysis of output-buffered Banyan networks is proposed. In this model, we consider not only the number of packets stored in a buffer, but also the state of the buffer's Head of Line (HOL) packet (“new” or “blocked”). Simulations are used to verify the model's accuracy. The analytical results show that the maximum throughput decreases when the switch size increases, and that the throughput increases as the buffer size increases. When the buffer size is large enough, say 10, the maximum throughput is close to saturation. The maximum normalized delay increases almost linearly with the increase in buffer size.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.References
K.S. Chan, S. Chan, K.T. Ko, K.L. Yeung and E.W.M. Wong, A refined model for performance analysis of output-buffered Banyan networks (extended version), http://proj.ee.cityu. edu.hk/networking/ra.html#a
K.S. Chan, K.L. Yeung and S. Chan, A refined model for performance analysis of buffered Banyan networks with and without priority control, in: Proc. of IEEE GLOBECOM'97 (November 1997).
D.M. Dias and M. Kumar, Packet switching in n log n multi-stage networks, in: Proc. IEEE GLOBECOM' 84 (1984) pp. 114–120.
S.-H. Hsiao, C.Y.R. Chen, K.C. Nwosu and D. Meliksetian, Performance analysis of finite-buffered multistage interconnection networks, in: Proc. of IEEE ICC'93 (1993) pp. 53–57.
J.Y. Hui and E. Arthurs, A broadband packet switch for integrated transport, IEEE Journal on Selected Areas in Communications 5(8) (1987) 1264–1273.
Y.C. Jenq, Performance analysis of a packet switch based on single-buffered Banyan network, IEEE Journal on Selected Areas in Communications 1(6) (1983) 1014–1021.
H.S. Kim, I. Widjaja and A. Leon-Garcia, Performance of output-buffered Banyan networks with arbitrary buffer sizes, in: Proc. of IEEE INFOCOM'91 (April 1991) pp. 701–710.
T.T. Lee and S.C. Liew, Broadband packet switches based on dilated interconnection networks, IEEE Transactions on Communications 42(1) (1994) 732–744.
J.V. Luciani and C.Y. Roger Chen, An analytical model for partially blocking finite-buffered switching networks, IEEE/ACM Transactions on Networking 2(5) (1994) 533–540.
T.D. Morris and H.G. Perros, Performance modelling of a multi-buffered Banyan switch under bursty traffic, in: Proc. of IEEE INFOCOM'92 (1992) pp. 436–445.
J.H. Patel, Performance of processor-memory interconnections for multiprocessors, IEEE Transactions on Computing 30 (1981) 771–780.
T.H. Theimer, E.P. Rathgeb and M.N. Huber, Performance analysis of buffered Banyan networks, IEEE Transactions on Communications 39 (1991) 269–277.
J.S. Turner, Queueing analysis of buffered switching networks, IEEE Transactions on Communications 41(2) (1993) 412–420.
H. Yoon, K.L. Lee and M.T. Liu, Performance analysis of multibuffered packet-switching networks in multiprocessor systems, IEEE Transactions on Computing 39(3) (1990) 319–327.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Chan, K., Chan, S., Ko, K. et al. A refined model for performance analysis of output-buffered Banyan networks. Telecommunication Systems 13, 393–411 (2000). https://doi.org/10.1023/A:1019160510395
Issue Date:
DOI: https://doi.org/10.1023/A:1019160510395