Abstract
The focus of this research is on the testability analysis of the operators in the behavioral description prior to synthesis. The controllabilities of the inputs to an operator and the observabilities of the outputs of the operation are computed from the value ranges of the variables that serve as the inputs and outputs. Candidate hard-to-test operations are selected for testability enhancement based on the computed testability measures for all the involved operations in the behavioral description. While value ranges have been applied to compute variable testability measures, this paper addresses computation of the operator testability. Experimental results show that circuits synthesized using our technique exhibit higher testability than variable selection while keeping the area-performance overhead to a minimum.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
S Bhatia and N.K. Jha, “Genesis: A Behavioral Synthesis System for Hierarchical Testability,” in Proc. European Design and Test Conf., 1994, pp. 272–276.
S. Bhatia and N.K. Jha, “Behavioral Synthesis for Hierarchical Testability of Controller/Data Path Circuits with Conditional Branches,” in Proc.Int'l. Conf. on Computer Design, 1994, pp. 91–96.
S.T. Chakradhar, A. Balakrishnan, and V.D. Agrawal, “An Exact Algorithm for Selecting Partial Scan Flip-Flops,” in Proc. Design Automation Conf., 1994, pp. 81–86.
R. Cytron, J. Ferrante, B.K. Rosen, M.N. Wegman, and F.K. Zadeck, “Efficiently Computing SSA and the Control Dependence Graph,” ACM Trans. Programming Lang. and Systems, vol. 13, no. 4, pp. 451–490, October 1991.
I. Ghosh, A. Raghunathan, and N.K. Jha, “Design for Hierarchical Testability of RTL Circuits Obtained by Behavioral Synthesis,” in Proc. Int'l. Conf. on Computer Design, 1995, pp. 173–179.
1991 High Level Synthesis Benchmarks, Digital Design Environments Laboratory, University of Cincinnati, available at www.ececs.uc.edu/ ddel/projects/mss/benchmarks.
1992 High-Level SynthesisWorkshop Benchmarks, available at www.ics.uci.edu/pub/HLSynth92.
1995 High-Level SynthesisWorkshop Benchmarks, available at www.ics.uci.edu/pub/HLSynth95.
M.S. Hsiao, G.S. Saund, E.M. Rudnick, and J.H. Patel, “Partial Scan Selection Based on Dynamic Reachability and Observability Information,” in Proc. Int'l. Conf. on VLSI Design, 1998, pp. 174–180.
F.F. Hsu, “High-Level Testability Analysis and Enhancement for Digital Systems,” Ph.D. Dissertation, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, October 1998.
F.F. Hsu, E.M. Rudnick, and J.H. Patel, “Enhancing High-Level Control-Flow for Improved Testability,” in Proc. Int'l. Conf. on Computer-Aided Design, 1996, pp. 322–328.
K. Knobe and V. Sarkar, “Array SSA Form and its Use in Parallelization,” in Proc. ACM SIGPLAN-SIGACT Symposium on Principles of Programming Lang., pp. 107–120, January 1998.
T.C. Lee, N.K. Jha, and W.H. Wolf, “Behavioral Synthesis of Highly Testable Data Paths Under Non-Scan and Partial-Scan Environments,” in Proc. Design Automation Conf., 1993, pp. 292–297.
N. Mukherjee et al., “Arithmetic Built-in Self Test for High-Level Synthesis,” in Proc. VLSI Test Symp., 1995, pp. 132–139.
K.A. Ockunzzi and C.A. Papachristou, “Testability Enhancement for Behavioral Descriptions Containing Conditional Statements,” in Proc. Int'l. Test Conf., 1997, pp. 236–245.
P.S. Parikh and M. Abramovici, “Testability-Based Partial Scan Analysis,” Journal of Electronic Testing: Theory and Applications, vol. 7, pp. 61–70, August 1995.
J.R.C. Patterson, “Accurate Static Branch Prediction by Value Range Propagation,” in Proc. Conf. on Programming Lang. Design and Implementation, 1995, pp. 67–78.
S Seshadri and M.S. Hsiao, “An Integrated Approach to High-Level Design-for-Testability Using Value-Range and Variable Testability Techniques,” in Proc. Int'l. Test Conf., 1999, pp. 858–867.
S. Seshadri and M.S. Hsiao, “Formal Value-Range and Variable Testability Techniques for High-Level Design-for-Testability,” Journal of Electronic Testing: Theory and Applications, vol. 16, pp. 131–145, February 2000.
S. Seshadri and M.S. Hsiao, “Formal Operator Testability Methods for Behavioral-Level DFT Using Value Ranges,” in Proc. Int'l. Workshop on High Level Design Validation and Test, pp. 105–111, November 2000.
M. Takahashi, R. Sakurai, H. Noda, and T. Kambe, “A Testability Analysis Method for Register-Transfer Level Description,” in Proc. Asia-South-Pacific Design Automation Conf., 1997, pp. 307–312.
P.A. Thaker, V.D. Agrawal, and M.E. Zaghloul, “ValidationVector Grade (VVG): A New Coverage Metric for Validation and Test,” in Proc. VLSI Test Symp., 1999, pp. 182–188.
M.N. Wegman and F.K. Zadeck, “Constant Propagation with Conditional Branches,” ACM Trans. Programming Lang. and Systems, vol. 13, no. 2, pp. 181–210, April 1991. Sandhya Seshadri graduated in 1989, with a B.S. degree in Electronics and Communications Engineering, from the University Visveswaraya College of Engineering, Bangalore, India. She worked as an IC Design Engineer in the Application Specific Memories division of Texas Instruments, India from 1991 to 1993. Between 1994 and 2001, she was employed with Mentor Graphics Corporation, New Jersey as a Corporate Applications Engineer. During this time, she provided technical support for simulation, synthesis and Design-For-Test CAD software. Under the guidance of Dr. Michael Hsiao, Sandhya obtained a Master's degree in Computer Engineering from Rutgers University in May 2000. The focus of her research was testability analysis of behavioral level circuit descriptions. Since 2001, she has been working as a Senior Component Design Engineer with the Networking Components Division in the New Jersey Design Center at Intel Corporation. Michael S. Hsiao received the B.S. in computer engineering with highest honors from the University of Illinois at Urbana-Champaign in 1992, and M.S. and Ph.D in electrical engineering in 1993 and 1997, respectively, from the same university. During his studies, he was recipient of the Digital Equipment Corp. Fellowship, McDonnell Douglas Scholarship, and Semiconductor Research Corp. Research Assistantship. He was a visiting scientist at NEC USA in Princeton, NJ, during the summer of 1997. Between 1997 and 2001, Dr. Hsiao was an Assistant Professor in the Department of Electrical and Computer Engineering at Rutgers, the State University of New Jersey. Since 2001, he has been an Associate Professor in the Bradley Department of Electrical and Computer Engineering at Virginia Tech. Michael is a recipient of the National Science Foundation CAREER Award. He has published more than 60 refereed journal and conference papers. His current research focuses on VLSI/SOC testing, design verification, diagnosis, and low power design.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Seshadri, S., Hsiao, M.S. Behavioral-Level DFT via Formal Operator Testability Measures. Journal of Electronic Testing 18, 595–611 (2002). https://doi.org/10.1023/A:1020849006472
Issue Date:
DOI: https://doi.org/10.1023/A:1020849006472