Abstract
Hereafter, we present a new approach dealing to cope with the harmful effects of noise on speech recognition systems (SRS). This approach is oriented to hardware redundancy and it is essentially a modification of the classic Recovery Blocks scheme. When compared to conventional approaches using Fast Fourier Transform (FFT) and Hamming Code, the primary benefit of such a technique is to improve system performance when operating in real (i.e., noisy) environments. The second advantage is related to the considerably low complexity and reduced area overhead required for implementation. We implemented three full versions of the proposed algorithm: one running of a PC microcomputer, and a second one slightly modified to run on a TMS-320C67 Texas DSP microprocessor module. Both of them were described in the C language. Finally, a last implementation was prototyped on a HW-SW development environment based on the same Texas microprocessor and on the FLEX10K20 FPGA Altera Component.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
P.H. Bardell, W.H. Mcanney, and J. Savir, Built-In Test for VLSI-Pseudorandom Techniques, New York, USA: John Wiley, 1986.
D. Clark, “Speech Recognition: The Wireless Interface Revolution,” IEEE Computer Magazine, vol. 34, no. 3, pp. 16-18, March 2001.
M. Dekker, Digital Speech Processing, Synthesis, and Recognition, 1989, ISBN: 0824779657.
J. Deller, J.G. Proakis, and J.H.L. Hansen, Discrete-Time Processing of Speech Signals, New York: Macmillan, 1993.
R.D.R. Fagundes, F. Vargas, and D. Barros Jr., “A Viterbi Algorithm Implementation Using Hardware/Software Co-Design in Speech Recognition Systems,” in The International Association of Science and Technology for Development Conference- IASTED’2000, Marbella, Spain, September 19-22, 2000. (http://www.iasted.com).
A.H. Gray Jr. and J.D. Markel, “Linear Prediction of Speech,” Communication and Cybernetics (3rd ed.), Berlin: Springer, 1982.
http://www.ti.com.
Y. Linde, A. Buzo, and R.M. Gray, “An Algorithm for Vector Quantizer Design,” IEEE Transactions on Communications, vol. 28, no. 1, pp. 84-95, January 1980.
J. Makhoul, “Linear Prediction: A Tutorial Review,” in Proceedings of the IEEE, vol. 63, no. 4, April 1975, pp. 561-580.
A.V. Oppenheim, R.W. Schafer, and J.R. Buck, Discrete Time Signal Processing(2nd edn.), Prentice Hall, February 15, 1999, ISBN: 0137549202.
D. O’Shaughnessy, Speech Communication Human and Machine, Massachusetts: Addison-Wesley, 1987.
D.K. Pradhan, Fault-Tolerant Computer System Design, Prentice-Hall, 1996, p. 544.
J.G. Proakis and D.G. Manolakis, “Digital Signal Processing: Principles, Algorithms and Applications,” Prentice Hall (3rd edn.), October 5, 1995, ISBN: 0133737624.
L.R. Rabiner and B.H. Juang, Fundamentals of Speech Recognition, New Jersey: Prentice Hall, 1993.
L.R. Rabiner, S.E. Levinson, “A Speaker-Independent, Syntax-Directed, Connected Word Recognition System Based on Hidden Markov Models and Level Building,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 33, no. 3, pp. 561-573, June 1985.
L.R. Rabiner, J.G. Wilpon, and F.K. Soong, “High Performance Connected Digit Recognition Using Hidden Markov Models,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 37, no. 8, pp. 1214-1225, August 1989.
B. Randell, “System Structure for Software Fault Tolerance,” IEEE Transactions on Software Engineering, vol. SE-1, no. 2, pp. 220-232, June 1975.
F. Vargas and A. Amory, “Transient-Fault Tolerant VHDL Descriptions: A Case-Study for Area Overhead Analysis,” in 9th IEEE Asian Test Symposium-ATS’00, Taipei, Taiwan, December 04-06, 2000.
F. Vargas, A. Amory, and R. Velazco, “Estimating Circuit Fault-Tolerance by Means of Transient-Fault Injection in VHDL,” in 6th IEEE International On-Line Testing Workshop, Mallorca, Spain, July 3-5, 2000.
F. Vargas, E. Bezerra, and A. Terroso, “Testability Verification of Embedded Systems Based on Weak Mutation Analysis,” in 3rd IEEE International Workshop on Testing Embedded Core-Based System-Chips-TECS’99, Dana Point-CA, USA, April 28/29,1999, pp. 31-37.
F. Vargas, R.D.R. Fagundes, and D. Barros Jr., “Orienting Redundancy and HW/SW Codesign Techniques Towards Speech Recognition Systems,” in 2nd IEEE Latin American Test Workshop-LATW'01, Cancun, Mexico, Feb. 11-14, 2001, pp.226-233. (www.epo.pucrs.br/∽latw).
F. Vargas, R.D.R. Fagundes, and D. Barros Jr., in 26th IEEE International Conference on Acoustics, Speech and Signal Processing-ICASSP2001, Salt Lake City, Utah-USA, 2001. (http://www.icassp2001.org).
A.J. Viterbi, “Convolutional Codes and Their Performance in Communication Systems,” IEEE Transactions on Communications Tech., vol. Com-19, no. 5, pp. 751-772, October 1971.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Vargas, F., Fagundes, R.D. & Barros, D. A New On-Line Robust Approach to Design Noise-Immune Speech Recognition Systems. Journal of Electronic Testing 19, 61–72 (2003). https://doi.org/10.1023/A:1021995929332
Issue Date:
DOI: https://doi.org/10.1023/A:1021995929332