Abstract
This paper presents the hardware architecture of a co-processor supporting the real time rendering of all 2D natural or synthetic visual objects proposed by the MPEG-4 standard as well as sprite decoding. It enables the composition and the transformation of natural video objects and the texture mapping on triangles, allowing the 2D-mesh decoding. This architecture is able to render scenes that are compliant with MPEG-4 Main Profile, Level3 and Hybrid Visual Profile. The co-processor is designed to be used in a shared memory system architecture. It consists in a dedicated implementation that seeks the best compromise between cost and performances. In a first step, a software model is used to guarantee the visual quality of the rendered scene and to validate the algorithmic choices. Then, the complexity and performances of this novel architecture are evaluated. Finally, a behavioral model validates the architectural choices.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
"Information Technology-Generic Coding of Audio-Visual Objects. Part 2: Visual," ISO/IEC 14496-2, Final Draft of International Standard, Dec. 1999.
"Information Technology-Coding of Audio-Visual Objects. Part 2: Visual," ISO/IEC 14496-2, 2001, Text of ISO/IEC 14496-2 2001 edition.
"MPEG-4 Overview," ISO/IEC JTC1/SC29/WG11 N4030, March 2001, Singapore, also available at http://www.telecomitalialab. com/mpeg/standards/mpeg-4/mpeg-4.htm.
J. Kneip, S. Bauer, J. Vollmer, B. Schmale, P. Kuhn, and M. Reißmann, "The MPEG-4 Video Coding Standard-A VLSI Point of View," in IEEE Workshop on Signal Processing Systems, SIPS 1998, 1998, pp. 43-52.
"Complexity Analysis and Functional Specifications of Co-Processor," Deliverable D300, AC105, Emphasis, Dec. 1997.
M. Berekovic, A. Lafage, C. Miro, G. Ghigho, T. Selinger, and C. Heer, "Complexity Analysis and Functional Specification of a Coprocessor for MPEG-4 Image Rendering," ISO/IEC JT11/SC29/WG11 M3058, San Jose, Feb. 1998.
M. Berekovic, "Architecture of a Coprocessor Module for Image Compositing," in IEEE International Conference on Electronics, Circuits and Systems (ICECS'98), Proceedings 1998, vol. 2, pp. 203-206.
M. Berekovic, T. Selinger, C. Miro, G. Ghigo, C. Heer, P. Pirsch, K. Wels, and A. Lafage, "The Tangram Co-Processor for MPEG-4 Visual Compositing," in IEEEWorkshop on Signal Processing Systems (SIPS 1999), 1999, pp. 311-320.
C. Heer, C. Miro, A. Lafage, M. Berekovic, G. Ghigo, T. Selinger, and K. Wels, "Design and Architecture of the MPEG-4 Video Rendering Co-Processor TANGRAM," in IEEE International Conference on Electronics, Circuits and Systems (ICECS'99), Sept. 1999, pp. 1205-1210.
C. Miro, "Architecture d'un acc´el´erateur mat´eriel pour la composition d'objets video MPEG-4," Th`ese de doctorat `a l'Ecole Nationale Sup´erieure des T´el´ecommunications, sp´ecialit´e ´electronique et communications, ENST 2000 E 015.
C. Miro, A. Lafage, Q.L. Nguyen-Phuc, and Y. Mathieu, "Hardware Implementation of PerspectiveTransformations onMPEG-4 Video Objects," in Proceedings of SPIE, vol. 3655, Media Processors 1999, 1999, pp. 102-112.
A.R. Dasu, S. Raghavan, N.C. Raghavendra, and S. Pancanathan, "Arithmetic Precision for Perspective Transform in Sprite Decoding of MPEG-4," in Proceedings of SPIE, vol. 3970, Media Processors 2000, 2000, pp. 138-145.
J. Kajiya and J. Toborg, "Talisman: Commodity Realtime 3D graphics for the PC," in Proceedings of 23rd International Conference on Computer Graphics and Interactive Techniques (SIGGRAPH'96), Aug. 1996, pp. 353-363.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Nguyen-Phuc, QL., Sorolla, C.M. An MPEG-4 Renderer for High Quality Video Composition and Texture Mapping. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 33, 255–265 (2003). https://doi.org/10.1023/A:1022171712628
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1022171712628