Abstract
This paper presents a new method for measuring random timing jitter or sinusoidal timing jitter in signals of telecommunication devices. The method uses a divide-by-M circuit to reduce the frequency and the number of clock samples, and applies the Hilbert transform to measure the timing jitter. This new frequency division method is validated with experimental data from a serializer-deserializer device and a modulated signal source generating a 2.5 GHz FM signal.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Agere Systems, TTRN0110G 10Gbit/s Clock Synthesizer, 16:1 Data Multiplexer, May 2001 (Rev. 2.1).
Agere Systems, TRCV0110G 10Gbit/s Limiting Amp, Clock Recovery, 1:16 Data Demultiplexer, May 2001 (Rev. 3.0).
J.S. Bendat and A.G. Piersol, Random Data: Analysis and Measurement Procedures, 3rd edn., New York: John Wiley & Sons, 2000.
R.E. Best, Phase-Locked Loop, 3rd edn., New York: McGraw-Hill, 1997.
K. Feher, Telecommunications Measurements, Analysis, and Instrumentation, Englewood Cliffs, NJ: Prentice-Hall, 1987.
A. Hajimiri and T.H. Lee, The Design of Low Noise Oscillators, Dordrecht: Kluwer Academic Publishers, 1999.
F. Herzel, and B. Razavi, “A Study of Oscillator Jitter Due to Supply and Substrate Noise,” IEEE Trans. Circuits and Systems II, vol. 46, pp. 56-62, Jan. 1999.
J.A. McNeill, “Jitter in Ring Oscillators,” Ph.D. dissertation, Boston University, 1994.
J.A. McNeill, “Jitter in Ring Oscillators,” IEEE J. Solid-State Circuits, vol. 32, pp. 870-879, June 1997.
A.V. Oppenheim and R.W. Schafer, Discrete-Time Signal Processing, Englewood Cliffs, NJ: Prentice-Hall, 1989.
A. Papoulis, Probability, Random Variables, and Stochastic Processes, 2nd edn., New York: McGraw-Hill, 1984.
T.J. Yamaguchi, M. Soma, D. Halter, J. Nissen, R. Raina, M. Ishida, and T. Watanabe, “Jitter Measurements of a PowerPCTM Microprocessor Using an Analytic Signal Method,” in Proc. IEEE International Test Conference, Atlantic City, NJ, Oct. 3-5, 2000.
T.J. Yamaguchi, M. Soma, D. Halter, R. Raina, J. Nissen, and M. Ishida, “A Method for Measuring the Cycle-to-Cycle Period Jitter of High-Frequency Clock Signals,” in Proc. IEEE VLSI Test Symposium, Marina Del Rey, CA, April 29-May 3, 2001.
T.J. Yamaguchi, M. Soma, M. Ishida, T.Watanabe, and T. Ohmi, “Extraction of Peak-to-Peak andRMSSinusoidal Jitter Using an Analytic Signal Method,” in Proc. IEEE VLSI Test Symposium, Montreal, Canada, May 1-3, 2000.
T.J. Yamaguchi, M. Soma, L. Malarsie, M. Ishida, and H. Musha, “Timing Jitter Measurement of 10 Gbps Bit Clock Signals Using Frequency Division,” in Proc. IEEE VLSI Test Symposium, Monterey, CA, April 28-May 2, 2002.
T.J. Yamaguchi, M. Soma, J. Nissen, D. Halter, R. Raina, and M. Ishida, “Testing Clock Distribution Circuits Using an Analytic Signal Method,” in Proc. IEEE International Test Conference, Baltimore, MD, Oct. 28-Nov. 2, 2001.
R.E. Ziemer and R.L. Peterson, Introduction to Digital Communication, MacMillan, 1992.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Yamaguchi, T.J., Ishida, M., Soma, M. et al. Timing Jitter Measurement of Intrinsic Random Jitter and Sinusoidal Jitter Using Frequency Division. Journal of Electronic Testing 19, 183–193 (2003). https://doi.org/10.1023/A:1022897825759
Issue Date:
DOI: https://doi.org/10.1023/A:1022897825759