Skip to main content
Log in

Abstract

Due to the demand for real time wavelet processors in applications such as video compression [1], Internet communications compression [2], object recognition [3], and numerical analysis, many architectures for the Discrete Wavelet Transform (DWT) systems have been proposed. This paper surveys the different approaches to designing DWT architectures. The types of architectures depend on whether the application is 1-D, 2-D, or 3-D, as well as the style of architecture: systolic, semi-systolic, folded, digit-serial, etc. This paper presents an overview and evaluation of the architectures based on the criteria of latency, control, area, memory, and number of multipliers and adders. This paper will give the reader an indication of the advantages and disadvantages of each design.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. J. Ozer, “New Compression Codec Promises Rates Close to MPEG,” CD-ROM Professional, 1995, p. 24.

  2. A. Hickman, J. Morris, C. Levin, S. Rupley, and D. Willmott, “Web Acceleration,” PC Magazine, June 10, 1997, p. 10.

  3. W.W. Boles and Q.M. Tieng, “Recognition of 2-D Objects from the Wavelet Transform Zero-crossing Representation,” in Proceedings SPIE, vol.2034, Mathematical Imaging, San Diego, July 11–16, 1993, pp. 104–114.

    Google Scholar 

  4. S. Mallat, “A Theory for Multiresolution Signal Decomposition: The Wavelet Representation,” IEEE Pattern Analysis and Machine Intelligence, vol. 11, no. 7, 1989, pp. 674–693.

    Article  MATH  Google Scholar 

  5. M. Vishwanath and C. Chakrabarti, “A VLSI Architecture for Real-Time Hierarchical Encoding/Decoding of Video using the Wavelet Transform,” IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '94), Adelaide, Australia, vol. 2, April 19–22, 1994, pp. 401–404.

    Google Scholar 

  6. M. Vetterli and J. Kovacevic, Wavelets and Subband Coding, Englewood Cliffs, NJ: Prentice-Hall Inc., 1995.

    MATH  Google Scholar 

  7. S. Mallat, “Multifrequency Channel Decompositions of Images and Wavelet Models,” IEEE Transactions of Acoustics, Speech and Signal Processing, vol. 37, no. 12, 1989, pp. 2091–2110.

    Article  Google Scholar 

  8. C. Chakrabarti and M. Vishwanath, “Efficient Realizations of the Discrete and Continuous Wavelet Transforms: From Single Chip Implementations to Mappings on SIMD Array Computers,” IEEE Transactions on Signal Processing, vol. 43, no. 3, 1995, pp. 759–771.

    Article  Google Scholar 

  9. G. Strang and T. Nguyen, Wavelets and Filter Banks,Wellesley, MA: Wellesley-Cambridge Press, 1996.

    MATH  Google Scholar 

  10. I. Daubechies, Ten Lectures on Wavelets, Montpelier, Vermont: Capital City Press, 1992.

    Book  MATH  Google Scholar 

  11. M.Vishwanath, R.M. Owens, and M.J. Irwin, “DiscreteWavelet Transforms in VLSI,” in Proceedings of the International Conference on Application Specific Array Processors, Berkeley, Aug. 1–2, 1992, pp. 218–229.

  12. J. Fridman and E.S. Manolakos, “Discrete Wavelet Transform: Data Dependence Analysis and Synthesis of Distributed Memory and Control Array Architectures,” IEEE Transactions on Signal Processing, 1994, pp. 77–81.

  13. J. Fridman and E.S. Manolakos, “Distributed Memory and Control VLSI Architectures for the 1-D Discrete Wavelet Transform,” in IEEE Proceedings VLSI Signal Processing VII, La Jolla, California, Oct. 26–28, 1994, pp. 388–397.

  14. S. Syed, M. Bayoumi, and J. Limqueco, “An Integrated Discrete Wavelet Transform Array Architecture,” in Proceedings of the Workshop on Computer Architecture for Machine Perception, Como, Italy, Sept. 18–20, 1995, pp. 32–36.

  15. J. Limqueco and M. Bayoumi, “A 2-D DWT Architecture,” in Proceedings of the 39th Midwest Symposium on Circuits and Systems, Iowa State University, Ames, Iowa, Aug. 18–21, 1996, pp. 1239–1242.

  16. G. Knowles, “VLSI Architecture for the DiscreteWavelet Transform,” Electronics Letters, vol. 26, no. 15, 1990, pp. 1184–1185.

    Article  Google Scholar 

  17. T. Edwards, “Discrete Wavelet Transforms: Theory and Implementation,” Technical Report, Stanford University, September 1992.

  18. A. Bruce, D. Donoho, and H.-Y. Gao, “Wavelet Analysis,” IEEE Spectrum, Oct. 1996, pp. 26–35.

  19. C.C. Chang, J.-C. Liu, and A.K. Chan, “On the Architectural Support for FastWaveletTransform,” SPIEWavelet Applications IV, vol. 3078, Orlando, Florida, April 21–25, 1997, pp. 700–707.

  20. A. Grzeszczak, M.K. Mandal, S. Panchanathan, and T. Yeap, “VLSI Implementation of Discrete Wavelet Transform,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 4, no. 4, 1996, pp. 421–433.

    Article  Google Scholar 

  21. C. Chakrabarti, M. Vishwanath, and R. Owens, “Architectures forWavelet Transforms: A Survey,” Journal of VLSI Signal Processing, vol. 14, no. 1, 1996, pp. 171–192.

    Article  Google Scholar 

  22. Wavelet Transform Processor Chip User's Guide, Bedford, MA: Aware, Inc., 1994.

  23. M.Weeks, J. Limqueco, and M. Bayoumi, “On Block Architectures for Discrete Wavelet Transform,” in 32nd Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, Nov. 1–4, 1998.

  24. M. Vishwanath, “The Recursive Pyramid Algorithm for the Discrete Wavelet Transform,” IEEE Transactions on Signal Processing, vol. 42, no. 3, 1994, pp. 673–676.

    Article  Google Scholar 

  25. M.-H. Sheu, M.-D. Shieh, and S.-W. Liu, “A VLSI Architecture Design with Lower Hardware Cost and Less Memory for Separable 2-D DiscreteWavelet Transform,” IEEE International Symposium on Circuits and Systems (ISCAS '98), vol. 5, Monterey, California, May 31–June 3, 1998, pp. 457–460.

    Google Scholar 

  26. M. Schwarzenberg, M. Tr¨aber, M. Scholles, and R. Sch¨uffny, “A VLSI Chip for Wavelet Image Compression,” in IEEE International Symposium on Circuits and Systems (ISCAS '99), vol. 4, Orlando, Florida, May 30–June 2, 1999, pp. 271–274.

  27. K.K. Parhi and T. Nishitani, “VLSI Architectures for Discrete Wavelet Transforms,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no. 2, 1993, pp. 191–202.

    Article  Google Scholar 

  28. A. Teolis, “Identification of Noisy FM Signals using Non-Orthogonal Wavelet Transforms,” SPIE Wavelet Applications IV, vol. 3078, April 22–24, 1997, pp. 590–601.

  29. J. Chen and M. Bayoumi, “A Scalable Systolic Array Architecture for 2-D Discrete Wavelet Transforms,” in Proceedings of IEEE Workshop on VLSI Signal Processing, vol. III, Osaka, Japan, Oct. 16–18, 1995, pp. 303–312.

  30. J. Fridman and E.S. Manolakos, “Calculation of Minimum Number of Registers in 2-D Discrete Wavelet Transforms using Lapped Block Processing,” in International Symposium on Circuits and Systems, vol. 2303, San Diego, July 24–29, 1994, pp. 91–104.

  31. C. Yu, C.-A. Hsieh, and S.-J. Chen, “VLSI Implementation of 2-D Discrete Wavelet Transform for Real-Time Video Signal Processing,” IEEE Transactions on Consumer Electronics, vol. 43, no. 4, 1997, pp. 1270–1279.

    Article  Google Scholar 

  32. M.-H. Sheu, M.-D. Shieh, and S.-F. Cheng, “AUnified VLSI Architecture for Decomposition and Synthesis of DiscreteWavelet Transform,” in Proceedings of the 39th Midwest Symposium on Discrete Wavelet Transform 177 Circuits and Systems, Iowa State University, Ames, Iowa, Aug. 18–21, 1996, pp. 113–116.

  33. G. Brooks, “Processors for Wavelet Analysis and Synthesis: NIFS and the TI-C80 MVP,” in Proceedings SPIE [Society of Photo-Optical Instrumentation Engineers], H.H. Szu (ed.), vol. 2762, Orlando, Florida, April 8–12, 1996, pp. 325–333.

  34. T.C. Denk and K.K. Parhi, “Architectures for Lattice Structure Based Orthonormal Discrete Wavelet Transforms,” in Proceedings of the 1994 IEEE International Conference On Application Specific Array Processors, 1994, pp. 259–270.

  35. T.C. Denk and K.K. Parhi, “VLSI Architectures for Lattice Structure Based Orthonormal Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 44, no. 2, 1997, pp. 129–132.

    Article  Google Scholar 

  36. J.T. Kim, Y.H. Lee, T. Isshiki, and H. Kunieda, “Scalable VLSI Architectures for Lattice Structure-Based Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 45, no. 8, 1998, pp. 1031–1043.

    Article  Google Scholar 

  37. A.S. Lewis and G. Knowles, “VLSI Architecture for 2-D Daubechies Wavelet Transform without Multipliers,” Electronics Letters, vol. 27, no. 2, 1991, pp. 171–173.

    Article  Google Scholar 

  38. S.-K. Aditya, “Fast Algorithm and Architecture for Computation of Discrete Wavelet Transform,” Ph.D. Dissertation, University of Southwestern Louisiana, 1996.

  39. G. Gonz´alez-Altamirano, A. Diaz-Sanchez, and J. Ramírez-Angulo, “Fast Sampled-Data Wavelet Transform CMOS VLSI Implementation,” in Proceedings of the 39th Midwest Symposium on Circuits and Systems, Iowa State University, Ames, Iowa, Aug. 18–21, 1996, pp. 101–104.

  40. M. Vishwanath, R. Owens, and M. Irwin, “VLSI Architectures for the DiscreteWavelet Transform,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 42, no. 5, 1995, pp. 305–316.

    Article  MATH  Google Scholar 

  41. S.-J. Chang, M.H. Lee, and J.-J. Cha, “A Simple Parallel Architecture for Discrete Wavelet Transform,” in IEEE International Symposium on Circuits and Systems (ISCAS '97), Hong-Kong, June 9–12, 1997, pp. 2100–2103.

  42. T.C. Denk and K.K. Parhi, “Calculation of Minimum Number of Registers in 2-D Discrete Wavelet Transforms using Lapped Block Processing,” International Symposium on Circuits and Systems, 1994, pp. 77–81.

  43. J. Limqueco and M. Bayoumi, “A Scalable Architecture for 2-D Discrete Wavelet Transform,” VLSI Signal Processing IX, San Francisco, Oct. 30–Nov. 1, 1996, pp. 369–377.

  44. S.-K. Paek, H.-K. Jeon, and L.-S. Kim, “Semi-Recursive VLSI Architecture forTwo Dimensional DiscreteWaveletTransform,” IEEE International Symposium on Circuits and Systems (ISCAS '98), vol. 5, Monterey, California, May 31–June 3, 1998, pp. 469–472.

  45. T. Acharya, P.-Y. Chen, and H. Jafarkhani, “A Pipelined Architecture for Adaptive Image Compression using DWT and Spectral Classification,” in Proceedings of the Thirty-First Annual Conference on Information Sciences and Systems, vol. II, The Johns Hopkins University, Baltimore, Maryland, March 19–21, 1997, pp. 1–17.

  46. T. Acharya and P.-Y. Chen, “VLSI Implementation of a DWT Architecture,” IEEE International Symposium on Circuits and Systems (ISCAS '98), vol. 2, Monterey, California, May 31–June 3, 1998, pp. 272–275.

  47. W.S. Lu and A. Antoniou, “Simultaneous Noise Reduction and Feature Enhancement in Images Using Diamond-Shaped 2-D filter Banks,” IEEE International Symposium on Circuits and Systems (ISCAS '97), Hong-Kong, June 9–12, 1997, pp. 737–740

  48. C.M. Brislawn, J.N. Bradley, R.J. Onyshczak, and T. Hopper, “The FBI Compression Standard for Digitized Fingerprint Images,” in Proceedings SPIE, vol. 2847, Denver, Aug. 4–9, 1996, pp. 344–355.

  49. A.S. Lewis and G. Knowles, “Image Compression Using the 2-D Wavelet Transform,” IEEE Transactions on Image Processing, vol. 1, no. 2, 1992, pp. 244–250.

    Article  Google Scholar 

  50. A.S. Lewis and G. Knowles, “Video Compression using 3-D Wavelet Transforms,” Electronics Letters, vol. 26, no. 6, 1990, pp. 396–398.

    Article  Google Scholar 

  51. J. Wang and H.K. Huang, “Three-Dimensional Medical Image Compression Using a Wavelet Transform with Parallel Computing,” SPIE Imaging Physics, San Diego, vol. 2431, March 26–April 2, 1995, pp. 16–26.

  52. M. Weeks, “Architectures for the 3-D Discrete Wavelet Transform,” Ph.D. Dissertation, University of Southwestern Louisiana, 1998

  53. M. Weeks and M. Bayoumi, “3-D Discrete Wavelet Transform Architectures,” IEEE International Symposium on Circuits and Systems (ISCAS '98), Monterey, California, May 31–June 3, 1998.

  54. M. Weeks and M. Bayoumi, “3-D Discrete Wavelet Transform Architectures,” in IEEE Transactions on Signal Processing, vol. 50, no. 8, Aug. 2002.

  55. G. Zhang, M. Talley, W. Badawy, M. Weeks, and M. Bayoumi, “A Low Power Prototype for a 3-D DiscreteWavelet Transform Processor,” in IEEE International Symposium on Circuits and Systems (ISCAS '99), vol. 1, Orlando, Florida, May 30–June 2, 1999, pp. 145–148.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Weeks, M., Bayoumi, M. Discrete Wavelet Transform: Architectures, Design and Performance Issues. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 35, 155–178 (2003). https://doi.org/10.1023/A:1023648531542

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1023648531542

Navigation