Skip to main content
Springer Nature Link
Log in

Simulating Realistic Bridging and Crosstalk Faults in an Industrial Setting

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

    We’re sorry, something doesn't seem to be working properly.

    Please try refreshing the page. If that doesn't work, please contact support so we can address the problem.

Abstract

Three different techniques for simulating realistic faults generated from IC layout are discussed. Two of them deal with bridging faults, and the third one handles crosstalk faults. The simulation is performed on top of a commercial simulator and thus is very well applicable in an industrial environment. No change of the design database and only minimal changes of the test shell are required. Experimental results are reported for a library cell and a block from a full-custom design.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990.

  2. R. Aitken, “Finding Defects with Fault Models,” in Int'l Test Conf., 1995, pp. 498-505.

  3. P. Banerjee and J.A. Abraham, “AMultivalued Algebra for Modeling Physical Failures in MOS VLSI Circuits,” IEEE Trans. on CAD, vol. 4, no. 5, pp. 312-321, 1985.

    Google Scholar 

  4. F. Celeiro, L. Dias, J. Ferreira, M.B. Santos, and J.B. Teixeira, “VHDL Fault Simulation for Defect-Oriented Test and Diagnosis of Digital ICs,” in European Conf. on Design Automation, 1996, pp. 450-455.

  5. F. Celeiro, L. Dias, J. Ferreira, M.B. Santos, and J.P. Teixeira, “Defect-Oriented IC Test and Diagnosis Using VHDL Fault Simulation,” in Int'l Test Conf., 1996, pp. 620-628.

  6. W. Chen, S. Gupta, and M. Breuer, “Test Generation for Crosstalk-Induced Faults: Framework and Combinational Results,” Asian Test Symp., 2000, pp. 305-310.

  7. F. Corsi, C. Marzocca, and S. Martino, “Assessing the Quality Level of Digital CMOS IC's under the Hypothesis of Non-Uniform Distribution of Fault Probabilities,” in European Design & Test Conf., 1996, pp. 72-78.

  8. P. Dahlgren and P. Liden, “AFault Model for Switch-Level Simulation of Gate-to-Drain Shorts,” VLSI Test Symp., 1996, pp. 414-421.

  9. J.P. de Gyvez and J.A.G. Jess, “On the Definition of Critical Areas for IC Photolitographic Spot Defects,” in European Test Conf., 1989, pp. 152-158.

  10. C. Di and J. Jess, “On Accurate Modeling and Efficient Simulation of CMOS Opens,” in Int'l Test Conf., 1993, pp. 875-882.

  11. C. Di and J.A. Jess, “An Efficient CMOS Bridging Fault Simulator: With SPICE Accuracy,” IEEE Trans. on CAD, vol. 15, no. 9, pp. 1071-1080, 1996.

    Google Scholar 

  12. M. Favalli, P. Olivo, and B. Ricco, “A Probabilistic Fault Model for Analog Faults,” in European Conf. on Design Automation, 1991, pp. 85-88.

  13. M. Favalli, P. Olivo, and B. Riccò, “A Probabilistic Fault Model for “Analog” Faults in Digital CMOS Circuits,” IEEE Trans. on CAD, vol. 11, no. 11, pp. 1459-1462, 1992.

    Google Scholar 

  14. F.J. Ferguson and J. Shen, “Extraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis,” in Int'l Test Conf., 1998, pp. 475-484.

  15. G. Greenstein and J. Patel, “E-PROOFS: A CMOS Bridging Fault Simulator,” in Int'l Conf. on CAD, 1992, pp. 268-271.

  16. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, “Fault Injection into VHDL Models: The MEFISTO Tool,” Int'l Symp. on Fault-Tolerant Comp., 1994, pp. 66-75.

  17. W. Ke and P. Menon, “Synthesis of Delay-Verifiable Combinational Circuits,” IEEE Trans. on Comp., vol. 44, no. 2, pp. 213-222, 1995.

    Google Scholar 

  18. J. Khare and W. Maly, “Inductive Contamination Analysis (ICA) with SRAM Application,” in Int'l Test Conf., 1995, pp. 552-560.

  19. J. Khare and W. Maly, From Contamination to Defects, Faults and Yield Loss, Kluwer Academic Publisher, 1996.

  20. J. Khare, W. Maly, and N. Tiday, “Fault Characterization of Standard Cell Libraries Using Inductive Contamination Analysis (ICA),” in VLSI Test Symp., 1996, pp. 405-413.

  21. R. Kundu and R.D. Blanton, “Identification of Crosstalk Switch Failures in Domino CMOS Circuits,” in Int'l Test Conf., 2000, pp. 502-509.

  22. A. Lechner, M. Burbidge, A. Richardson, and B. Hermes, “3DB Challenge for DfT, DfM, DOT & BIST Integration Into Analogue and Mixed Signal ICs,” in Latin American TestWorkshop, 2001, pp. 194-199.

  23. U. Mahlstedt and J. Alt, “Simulation of Non-Classical Faults on the Gate Level-The Fault Simulator COMSIM,” in Int'l Test Conf., 1993, pp. 883-892.

  24. W. Maly, “Realistic Fault Modeling for VLSI Testing,” in Design Automation Conf., 1987, pp. 173-180.

  25. W. Maly, B. Trifilo, R. Hughes, and A. Miller, “Yield Diagnosis Through Interpretation of Tester Data,” in Int'l Test Conf., 1987, pp. 10-20.

  26. P. Maxwell and R. Aitken, “Biased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate Logic Thresholds,” in Int'l Test Conf., 1993, pp. 63-72.

  27. P. Maxwell, R. Aitken, and L. Huisman, “The Effect on Quality of Non-Uniform Fault Coverage and Fault Probability,” in Int'l Test Conf., 1994, pp. 739-746.

  28. S. Millman and S.J. Garvey, “An Accurate Bridging Fault Test Pattern Generator,” in Int'l Test Conf., 1991, pp. 411-418.

  29. S. Millman, E. McCluskey, and J. Acken, “Diagnosing CMOS Bridging Faults with Stuck-At Fault Dictionaries,” in Int'l Test Conf., 1990, pp. 860-870.

  30. I. Polian, P. Engelke, and B. Becker, “Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics,” in Int'l Symp. on Multi-Valued Logic, 2002, pp. 216-222.

  31. M.B. Santos and J.P. Teixeira, “Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL,” in Design, Automation and Test in Europe, 1999.

  32. J. Segal and D. Lepeljan, “TheValue of Electrical Bitmap Results forYield Learning and Failure Analysis,” in Latin American Test Workshop, 2001, pp. 260-265.

  33. G. Spiegel and A. Stroele, “AUnified Approach to the Extraction of Realistic Multiple Bridging and Break Faults,” in European Conf. on Design Automation, 1995, pp. 184-189.

  34. C. Stapper, “Modeling of Integrated Circuit Defect Sensitivities,” IBM J. Res. and Develop., vol. 27, pp. 549-557, 1983.

    Google Scholar 

  35. O. Stern and H. Wunderlich, “Simulation Results of an Efficient Defect Analysis Procedure,” in Int'l Test Conf., 1994, pp. 729-738.

  36. C. Strolenberg, “Stay Away from Minimum Design-Rule Values,” Design, Automation and Test in Europe, 2000, pp. 71-72.

  37. S. Zachariah and S. Chakravarty, “A Scalable and Efficient Methodology to Extract Two Node Bridges from Large Industrial Circuits,” in Int'l Test Conf., 2000, pp. 750-759.

  38. S. Zachariah, S. Chakravarty, and C. Roth, “A Novel Algorithm to Extract Two-Node Bridges,” in Design Automation Conf., 2000, pp. 790-793.

  39. Y. Zhao and S. Dey, “Analysis of Interconnect Crosstalk Defect Coverage of Test Sets,” in Int'l Test Conf., 2000, pp. 492-501.

Download references

Author information

Authors and Affiliations

  1. Micronas GmbH, Hans-Bunte-Str. 19, 79108, Freiburg im Breisgau, Germany

    Jonathan Bradford & Hartmut Delong

  2. Institute of Computer Science, Albert-Ludwigs-University, Georges-Köhler-Allee 51, 79110, Freiburg im Breisgau, Germany

    Ilia Polian & Bernd Becker

Authors
  1. Jonathan Bradford
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Hartmut Delong
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Ilia Polian
    View author publications

    You can also search for this author inPubMed Google Scholar

  4. Bernd Becker
    View author publications

    You can also search for this author inPubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Bradford, J., Delong, H., Polian, I. et al. Simulating Realistic Bridging and Crosstalk Faults in an Industrial Setting. Journal of Electronic Testing 19, 387–395 (2003). https://doi.org/10.1023/A:1024635824944

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1024635824944