Skip to main content
Log in

Towards SoC Validation Through Prototyping: A Systematic Approach Based on Reconfigurable Platform

  • Published:
Design Automation for Embedded Systems Aims and scope Submit manuscript

Abstract

Hardware/software covalidation is becoming one of the most critical issues in current System-on-Chip (SoC) design. Nowadays, covalidation is usually performed by cosimulation which is slow and lacks accuracy. The other alternative is to build a hardware prototype specific to the application. However, this alternative is expensive in terms of time, man-power, and cost. As SoCs increase in complexity, validation becomes more and more difficult, time consuming and error prone. Thus, a new approach for covalidation is inescapable.

In this paper, we present a novel efficient prototyping approach for complex SoC covalidation. The proposed approach enables systematic prototyping of embedded applications on a reconfigurable platform. The process starts from the RT level model of the application. The application and the reconfigurable platform have to be adapted to obtain the prototype. We decompose the prototyping process into four steps, in order to match the application and the platform. Besides, we propose adapted solutions to deal with constraints typically encountered in existing reconfigurable platforms.

The main advantages of this method are: fast and accurate validation, systematic prototyping flow, and large application field. Prototyping of a subset of VDSL using the ARM Integrator platform illustrates the effectiveness of our approach.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Cesário, W., A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, M. Diaz-Nava, and A. A. Jerraya. Component-Based Design Approach for Multicore SoCs. DAC 2002, New Orleans, USA, June 2002.

  2. Cesário, W., Y. Paviot, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, S. Yoo, M. Diaz-Nava, and A. A. Jerraya. HW/SW Interfaces Design of a VDSL Modem Using Automatic Refinement of a Virtual Architecture Specification into a Multiprocessor SoC: A Case Study. DATE 2002, Paris, March, 2002.

  3. August, D. I., K. Keutzer, S. Malik, and A. R. Newton. A Disciplined Approach to the Development of Platform Architecture. SASIMI 2001, Nara, Japan, October 2001.

  4. Chang, L., M. Cooke, G. Hunt, A. Martin, L. Todd, and McNelly. Surviving the SOC Revolution, A Guide to Platform-Based Design, Kluwer Academic Publishers, 1999.

  5. ARM Limited, http://www.arm.com/armtech/primeXsys.

  6. Dorfel, M., and R. Hofmann. A Prototyping System for High Performance Communication System, 12th RSP. Leuven, Belgium, June 2001.

  7. Mosanya, E., M. Goeke, J. Linder, J. Y. Perrier, F. Rampogna, and E. Sanchez. Platform for Codesign and Cosynthesis Based on FPGA, 7th RSP, Thessaloniki, Greece, June 1996.

  8. Ramanathan, A., R. Teisser, and D. McLaughin. Acquisition of Sensing Data on a Reconfigurable Platform, International Geosciences and Remote Sensing Symposium, Sydney, Australia, July 2001.

    Google Scholar 

  9. WinSystems, Inc., http://www.winsystems.com.

  10. Hartenstein, R. W., J. Becker, M. Herz, and U. Nageldinger. An Innovative Reconfigurable Platform for Embedded System Design. In Proceedings of the Workshop Zeilarchitecturen Eigebetteter Systeme, ZES'97. Rostock, Germany, September 1997.

  11. Hayashi, K., T. Miyazaki, K. Yamada, T. Ichimori, K. Fukami, and N. Ohta. A Novel Approach to Real Time Verification of Transport System Design using FPGA based Emulator. In Proceedings of the Seventh RSP, Thessaloniki, Greece, June 1996.

  12. Adaies, K., G. P. Alexiou, and N. Kanopoulos. An Extensible, Low Cost Rapid Prototyping Environment Based on a Reconfigurable Set of FPGA, 9th RSP. Leuven, Belgium, June 1998.

  13. SIDSA, http://www.sidsa.com/datasheets/carmen/ds_carmen.html.

  14. Aptix Corporation, http://www.aptix.com/products/product_overview.htm.

  15. Vercauteren S., B. Lin, and H. De Man. Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications. DAC 1996, Las Vegas, USA, 1996.

  16. Henkel, J., and R. Ernst. A Path-Based Estimation Technique for Estimating Hardware Runtime in HW/SW-Cosynthesis. ISSS 1995, Cannes, France, 1995.

  17. Cadence Design Systems, http://www.cadence.com/products/vcc.html.

  18. Diaz-Nava, M., and Okvist, G. S. The Zipper Prototype: A Complete and Flexible VDSL Multi-carrier Solution. IEEE Communication Magazine, Vol. 40, pp. 92, December 2002.

    Google Scholar 

  19. ARM Limited, AMBA Specification (Rev 2.0). ARM Limited, 1999.

  20. ARM Limited, Integrator/AP User Guide. ARM Limited, 1999.

  21. ARM Limited, Integrator/LM-XCV600E+ Integrator/LM-EP20K600E+ User Guide. ARM Limited, 1999.

  22. Mestdagh, D. G., M. R. Isaksson, and P. Odling. Zipper VDSL: A Solution for Robust Duplex Communication Over Telephone Lines. IEEE Communication Magazine, pp. 90-96, May 2000.

  23. Gharsalli, F., S. Meftali, F. Rousseau, A. A. Jerraya. Automatic Generation of Embedded Memory Wrapper Generation for Multiprocessor SoC. DAC 2002, New Orleans, USA, June 10–14, 2002.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sasongko, A., Baghdadi, A., Rousseau, F. et al. Towards SoC Validation Through Prototyping: A Systematic Approach Based on Reconfigurable Platform. Design Automation for Embedded Systems 8, 155–171 (2003). https://doi.org/10.1023/B:DAEM.0000003960.00662.d7

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/B:DAEM.0000003960.00662.d7

Navigation