Skip to main content
SpringerLink
Log in

Datapath BIST Insertion Using Pre-Characterized Area and Testability Data

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

There are several ways to insert Built-in Self-Test (BIST) circuitry on a circuit, each of them with particular consequences on area overhead, test application time and fault coverage. This paper presents a BIST insertion methodology applied to datapaths described at the RTL level that uses a database containing: (a) testability data of several types of test pattern generators (TPGs) and signature analyzers (SAs) when connected to several types of functional units and (b) area overhead due to the implementation by a datapath register of each type of those test resources. The availability of this database makes then possible to choose the best test resource types associated to each functional unit in a datapath, leading to good testability and area results.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital System Testing and Testable Design, Revised Printing, IEEE Press, 1990.

  2. L. Avra, "Allocation and Assignment in High Level Synthesis for Self-testable Data Paths," in Proceedings of the International Test Conference, 1991, pp. 463–472.

  3. D. Berthelot, M.L. Flottes, and B. Rouzeyre, "BISTing Data Paths at Behavioral Level," in Proceedings of the International Test Conference, 2000, pp. 672–679.

  4. D. Berthelot, M.L. Flottes, and B. Rouzeyre, "A Method for Trading-Off Test Time, Area and Fault Coverage in Datapath BIST Synthesis," Journal of Electronic Testing (JETTA), vol. 17, nos. 3/4, pp. 331–339, 2001.

    Google Scholar 

  5. P.S. Cardoso, M. Strum, J.R.A. Amazonas, and J.C. Wang, "A Methodology for Minimum Area Cellular Automata Generation," in Proceedings of the Seventh IEEE Asian Test Symposium, Singapore, 1998, pp. 33–37.

  6. C. Gebotys and M.I. Elmasry, Optimal VLSI Architectural Synthesis: Area, Performance and Testability, Norwell, MA, Kluwer Academic Publishers, 1992.

    Google Scholar 

  7. D. Gizopoulos, A. Paschalis, and Y. Zorian, "An Effective BIST Scheme for Datapaths," in Proceedings of the International Test Conference, 1996, pp.76–85.

  8. I. Gosh and N. Jha, "A BIST Scheme for RTL Circuits Based on Symbolic Testability Analysis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jan. 2000, pp. 111–128.

  9. H. Harmanani and C.A. Papachristou, "An Improved Method for RTL Synthesis with Testability Tradeoffs," IEEE ICCAD, 1993, pp. 30–35.

  10. P.D. Hortencius, R.D. McLeod, W. Pries, D.M. Miller, and H.C. Card, "Cellular Automata-Based Pseudorandom Number Generators for Built-in Self-Test," IEEE Transactions on Computer-Aided Design, vol. 8, no. 8, pp. 842–859, 1989.

    Google Scholar 

  11. A. Jas, C.V. Crishna, and N.A. Touba, "Hybrid BIST Based on Weighted Pseudo-Random Testing: A New Test Resource Partitioning Scheme," in Proceedings of the 19th IEEE VLSI Test Symposium, 2001, pp. 2–8.

  12. N. Kranitis, D. Gizopoulos, A. Paschalis, M. Psarakis, and Y. Zorian, "Power/Energy-Efficient BIST Schemes for Processsor Data Paths," IEEE Design and Test, Oct.-Dec. 2000, pp. 15–28.

  13. N. Nicolici and Bashir M. Al-Hashimi, "Tackling Test Tradeoffs for BIST RTL Data Paths: BIST Area Overhead, Test Application Time and Power Dissipation," in Proceedings of the International Test Conference, 2001, pp. 72–81.

  14. A. Orailoglu and I.G. Harris, "Microarchitectural Synthesis for Rapid BIST Testing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 6, pp. 573–586, 1997.

    Google Scholar 

  15. C. Papachristou and J. Carletta, "Test Synthesis in the Behavioral Domain," in Proceedings of the International Test Conference, 1995, pp. 693–702.

  16. I. Parulkar, S.K. Gupta, and M.A. Breuer, "Introducing Redundant Computation in a Behavior for Reducing BIST Resources," in Proceedings of the Design Automation Conference, 1998, pp. 275–278.

  17. M. Psarakis, D. Gizopoulos, A.M. Paschalis, and Y. Zorian, "Sequential Fault Modeling and Test Pattern Generation for CMOS Iterative Logic Arrays," IEEE Transactions on Computers, vol. 49, no. 10, pp. 1083–1099, 2000.

    Google Scholar 

  18. M. Serra, T. Slater, J.C. Muzio, and D.M. Miller, "The Analysis of One Dimensional Linear Cellular Automata and Their Aliasing Properties," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 7, pp. 767–778, 1990.

    Google Scholar 

  19. A.P. Stroele and H.-J. Wunderlich, "Hardware-Optimal Test Register Insertion," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 6, pp. 531–539, 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electronic Systems Department, Escola Politécnica da Universidade de São Paulo, Brazil

    J.C. Wang, P.S. Cardoso, J.A.Q. Gonzalez & M. Strum

  2. Technological Center, Universidade Cruzeiro do Sul, Brazil

    R. Pires

Authors
  1. J.C. Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. P.S. Cardoso
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. J.A.Q. Gonzalez
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. M. Strum
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. R. Pires
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Wang, J., Cardoso, P., Gonzalez, J. et al. Datapath BIST Insertion Using Pre-Characterized Area and Testability Data. Journal of Electronic Testing 20, 333–344 (2004). https://doi.org/10.1023/B:JETT.0000039602.34708.b2

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/B:JETT.0000039602.34708.b2

Search

Navigation