Abstract
This paper presents a design of high speed curve interpolating D/A converter. We improve 8-bit data to 12-bit data, so the data resolution increases 16 times than that of original 8-bit data. The curve interpolator is developed from the linear interpolator. The simulation speed curve interpolator is about 500 MHz. The chip is fabricated by 0.8 μm double-metal single poly CMOS technology. The active interpolation size of chip is 1 × 1 mm2. The power dissipation is 200 mWatts at 5volt and 500 MHz for simulation result and 80 mWatts at 5 volt and 50 MHz for measurement result. The errors of interpolating result of curve interpolators are about 20 times less than that of original signal.
Similar content being viewed by others
References
Hong-wei Wang, Cheong-fat Chan, and Chiu-sing Choy, “Sinc Function Interpolator Using Parallel and Symmetrical Architecture,” in Proc. of IEEE International Conference on ASIC, Beijing, Oct. 1998.
Hong-wei Wang, Cheong-fat Chan, and Chiu-sing Choy, “CMOS High Speed Interpolator Based on Parallel Architecture,” IEEE Trans. on Consumer Eletronics, vol. 46, no. 2, 2000, pp. 326-329.
Hong-wei Wang, Cheong-fat Chan, and Chiu-sing Choy, “High Speed CMOS Digital-to-Analog Converter with Linear Interpolator,” IEEE Trans. on Consumer Electronics, vol. 46, no. 4, 2000, pp. 1137-1142.
Hong-wei Wang, Cheong-fat Chan, and Chiu-sing Choy, “A 500 MHz Digital-to-Analog Converter with Curve Interpolator,” IEEE 43rd Midwest Symposium on Circuits and Systems, Michigan State University, USA, Aug. 5–11, 2000.
C.M. Hammerschmied and Q. Huang, “Design and Implementation of an Untrimmed MOSFET-Only 10-bit A/D Converter with —79-dB THD,” IEEE Journal of Solid-State Circuits, vol. 33, no. 8, 1998, pp. 1148-1157.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Wang, H., Chan, Cf. & Choy, Cs. High Speed Curve Interpolating D/A Converter. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 38, 5–11 (2004). https://doi.org/10.1023/B:VLSI.0000028529.51311.5a
Published:
Issue Date:
DOI: https://doi.org/10.1023/B:VLSI.0000028529.51311.5a