Abstract
This paper proposes a new real-time 2-D convolver chip with no multiplier. Several commercial 2-D convolver chips have many multipliers and existing multiplierless architectures have many shift-and-accumulators to meet the real-time image processing requirement, i.e., the standard of CCIR601. Even though the proposed architecture uses only one shift-and-accumulator, it can meet the real-time requirement. Furthermore, because it controls the input data sequence, the proposed chip does not require row buffers to store two adjacent rows as do commercial chips, and it can further reduce the gate count. The proposed architecture can reduce the gate count by more than 70 and 90% compared to HSP48901 and HSP48908, respectively, and the gate count of the computation block itself by more than 70% compared to existing multiplierless architectures. We have implemented the chip using the Samsung™ 0.8 μm SOG cell library (KG60K). The implemented filter chip consists of only 3,893 gates, operates at 125 MHz and can meet the real-time image processing requirement. The proposed architecture is especially suitable for larger size convolutions because of its small gate count.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
R.C. Gonzalez and R.E. Woods, Digital Image Processing, Addition Wesley, June 1993.
M. Sonka, V. Hlavac, and R. Boyle, Image Processing, Analysis and Machine Vision, Chapman and Hall, 1993.
E.R. Dougherty, Digital Image Processing Methods, Marcel Dekker, 1994.
B. Bosi, G. Bois, and Y. Savaria, “Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing,” IEEE Trans. Very Large Scale Integration (VISI) Syst., vol. 7, 1999, pp. 299-308.
M.S. Andrews, “Architectures for Generalized 2D FIR Filtering Using Separable Filter Structures,” in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Process., vol. 4, 1999, pp. 2215-2218.
F. Marino, “A Two-Level Interleaving Architecture for Convolvers,” IEEE Trans. Signal Process., vol. 47, 1999, pp. 1481-1486.
H. Lee, J. Chung, and G.E. Sobelman, “FPGA-Based Digit-Serial CSD FIR Filter for Image Signal Format Conversion,” in Proc. Int. Conf. Signal Process. Appl. & Tech., vol. 1, 1998, pp. 689-693.
HARRIS semiconductor Inc., Digital Signal Processing, 1994.
ISO-IEC/JTC1/SC29/WG11, MPEG92/229 (revised), Information on Requirements for MPEG-2 Video, July 1992.
B.G. Haskell, A. Puri, and A.N. Netravali, Digital Video: Introduction to MPEG-2. ITP, 1997.
V.K. Madisetti, VLSI Digital Signal Processor, Butterworth-Heinemann, 1995.
N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison Wesley, 1993.
W.J. Oh and Y.H. Lee, “Implementation of Programmable Multiplierless FIR Filters With Power-of-Two Coefficient,” IEEE Trans. Circuits Syst., vol. 42, 1995, pp. 553-555.
R. Jain, R.T. Yang, and T. Yoshino, “FIRGEN: A Computer-Aided Design System for High Performance FIR Filter Integrated Circuit,” IEEE Trans. Signal Process., vol. 39, 1991, pp. 1655-1668.
T. Yoshino, R. Jain, P.T. Yang, H. Davis, W. Gass, and A.H. Shah, “A 100-MHz 64-tap FIR Digital Filter in 0.8-mm BiCMOS Gate Array,” IEEE J. Solid-State Circuits, vol. 25, 1990, pp. 1494-1501.
M. Ishikawa et al., “Automatic Layout Synthesis for FIR Filters Using a Silicon Computer,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 2588-2591.
D. Li, “Minimum Number of Adders for Implementing a Multiplier and its Application to the Design of Multiplierless Digital Filters,” IEEE Trans. Circuits Syst.—-II: Analog and Digital Signal Process., vol. 42, 1995, pp. 453-460.
S. Samadi, H. Iwakura, and A. Nishihara, “Multiplierless and Hierarchical Structures for Maximally Flat Half-Band FIR Filters,” IEEE Trans. Circuits Syst.—-II: Analog and Digital Signal Process., vol. 46, 1999, pp. 1225-1230.
S. Sriranganathan, D.R. Bull, and D.W. Redmill, “Optimization of Multiplierless Two-Dimensional Digital Filters,” Visual Commun. Image Process, '96-SPIE, vol. 2727, part 3/3, 1996, pp. 1280-1287.
L.J. Siegel, H.J. Siegel, and A.E. Feather, “Parallel Processing Approaches to Image Correlation,” IEEE Trans. Comput., vol. c-31, 1982, pp. 208-218.
N. Ranganathan and S. Venugopal, “An Efficient VLSI Architecture for Template Matching Based on Moment Preserving Pattern Matching,” in Proc. ICPR-D, 1994, pp. 388-390.
H.M. Chang and M.H. Sunwoo, “An Efficient Programmable 2-D Convolver Chip,” in Proc. Int. Symp. Circuits and Syst. (ISCAS'98), June 1998, WAA14-10.
S.Y. Eun and M.H. Sunwoo, “An Efficient 2-D Convolver Chip for Real-Time Image Processing,” in Proc. Asia and South Pacific Design Automation Conf., Feb. 1998, pp. 329-330.
Samsung Electronics, SEC KGL 60K Cell Library Data Book, 1995.
B. Arambepola, V.B. Patel, and G. Cheung, “Cascadable One/Two-Dimensional Digital Convolver,” IEEE J. Solid-State Circuits, vol. 23, 1988, pp. 351-357.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Sunwoo, M.H., Oh, S.K. A Multiplierless 2-D Convolver Chip for Real-Time Image Processing. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 38, 63–71 (2004). https://doi.org/10.1023/B:VLSI.0000028534.35761.a8
Published:
Issue Date:
DOI: https://doi.org/10.1023/B:VLSI.0000028534.35761.a8