Abstract
This paper presents a multiplier power reduction technique for low-power DSP applications through utilization of coefficient optimization. The optimization is implementation dependent in that the multipliers are assumed to be designed in either ASIC or full-custom architectures for general purpose multiplication. The paper first describes a model characterizing the power consumption of the multiplier. Then the coefficient optimized made based on this model. This methodology is applicable to multiplications requiring a large set of coefficients and random data sets. We can accurately estimate the actual power dissipation of the multipliers using the characterization technique. The coefficient optimization based on the power model can save as much as 34.02%.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A.P. Chandrakashan and R. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publisher, 1996.
N. Sankarayya, K. Roy, and D. Bhattacharya, “Algorithms for Low Power FIR Filter Realization Using Differential Coefficients,” in International Conference on VLSI Design, 1997, pp. 174-178.
M. Mehendale, S.D. Sherlekar, and G. Venkatesh, “Coefficient Optimization for Low Power Realization of FIR Filters,” IEEE Workshop on VLSI Signal Processing, Japan, 1995.
H. Samueli, “An Improved Search Algorithm for the Design of Multiplierless FIR Filters with Powers-of-Two Coefficients,” IEEE Transactions on Circuits and Systems, vol. 36, no. 7, 1989, pp. 1044-1047.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Hong, S., Chin, SS., Kim, S. et al. Power Reduction Technique in Coefficient Multiplications Through Multiplier Characterization. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 38, 101–113 (2004). https://doi.org/10.1023/B:VLSI.0000040423.95673.2d
Published:
Issue Date:
DOI: https://doi.org/10.1023/B:VLSI.0000040423.95673.2d