Abstract
A variation of the least means squares (LMS) algorithm, called the delayed LMS (DLMS) algorithm is ideally suited for highly pipelined, adaptive digital filter implementations. In this paper, we present an efficient method to determine the delays in the DLMS filter. Furthermore, in order to achieve fully pipelined circuit architectures for FPGA implementation, we transfer these delays using retiming. The method has been used to derive a series of retimed delayed LMS (RDLMS) architectures, which allow a 66.7% reduction in delays and 5 times faster convergence time thereby giving superior performance in terms of throughput rate when compared to previous work. Three circuit architectures and three hardware shared versions are presented which have been implemented using the Virtex-II FPGA technology resulting in a throughput rate of 182 Msample/s.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Virtex-II Platform FPGA Handbook, December 2000. (Available at www.xilinx.com.)
G. Long, F. Ling, and J.G. Proakis, “The LMS Algorithm with Delayed Coefficient Adaptation,” TIIEEE Trans. on ASSP,vol. 37, Sept. 1989, pp. 1397–1405.
M.D. Meyer and D.P. Agrawal, “A High Sampling Rate Delayed LMS Filter Architecture,” IEEE Trans., on CAS-II: Analog and Digital Signal Proc.,vol. 40, Nov. 1993, pp. 727–729.
L.K. Ting, R.F Woods, C.F.N. Cowan, P. Cork, and C. Sprigings, “High-Performance Fine-Grained Pipelined LMS Algorithm in Virtex FPGA,” Advanced Signal Processing Algorithms, Architectures, and Implementations X: SPIE San Diego 2000, vol. 4116, Aug. 2000, pp. 288–299.
S.D. Curtis, Electronic Warfare in the Information Age, London: Artech House, 1999.
L.-K. Ting, “Algorithms and FPGA Implementations of Adaptive LMS-Based Predictors for Radar Pulse Identification,” PhD Thesis, Queen's University Belfast, July 2001.
B. Farhang-Boroujeny, Adaptive Filters Theory and Applications, John Wiley & Sons Inc., 1998.
V.B. Lawrence and S.K. Tewksbury, “Multiprocessor Implementation of Adaptive Digital Filters,” IEEE Trans. Commun.,vol. COM-31, June 1983, pp. 826–835.
T.K. Miller, S.T. Alexander, and L.J. Faber, “An SIMD Multi-processor Ring Architecture for the LMS Adaptive algorithm,” IEEE Trans. Commun.,vol. COM-34, Jan. 1986, pp. 89–92.
C.E. Leiserson, F.M. Rose, and J.B. Saxe, “Optimising Synchronous Circuitry by Retiming,” in Proceedings of the Third Caltech Conference on VLSI, 1983.
J. Monteiro, S. Devadas, and A. Ghosh, “Retiming Sequential Circuits for Low Power,” in Proc. of IEEE International Conference on Computer Aided Design, 1993, pp. 398–402.
Keshab K. Parhi, VLSI Digital Signal Processing Systems Design and Implementation, John Wiley & Sons Inc., 1999.
S.Y. Kung, “VLSI Array Processors,” NewJersey: Prentice-Hall, Englewood Cliffs, 1988.
D. Trainor, R.F. Woods, and J.V. McCanny, “Architectural Synthesis of Digital Signal Processing Algorithms Using IRIS,” Journal of VLSI Signal Processing,vol. 16, no 1, May 1997, pp. 41–56.
Y. Yi, R. Woods, L.K. Ting, and C.F.N. Cowan, “High Sampling Rate Retimed DLMS Filter Implementations in Virtex-II FPGA,” in IEEE Workshop on Signal Processing Systems (SIPS'2002), San Diego, California, Oct. 2002, pp. 139–145.
Douglas L. Jones, “Learning Characteristics of Transpose-Form LMS Adaptive Filters,” IEEE Trans on Circuits and Systems-II: Analog and Digital Signal Proc.,vol. 39, Oct. 1992, pp. 745–749.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Yi, Y., Woods, R., Ting, L. et al. High Speed FPGA-Based Implementations of Delayed-LMS Filters. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 39, 113–131 (2005). https://doi.org/10.1023/B:VLSI.0000047275.54691.be
Published:
Issue Date:
DOI: https://doi.org/10.1023/B:VLSI.0000047275.54691.be