A technology mapper for depth-constrained FPGA logic cells | IEEE Conference Publication | IEEE Xplore