Paper
16 April 2014 The analysis and design of high speed double delta sampling circuit for CMOS image sensor
Xiaohui Liu, Yuanfu Zhao, Liyan Liu, Chunfang Wang, Xiaofeng Jin, Yue Zhao
Author Affiliations +
Proceedings Volume 9159, Sixth International Conference on Digital Image Processing (ICDIP 2014); 91590P (2014) https://doi.org/10.1117/12.2064181
Event: Sixth International Conference on Digital Image Processing, 2014, Athens, Greece
Abstract
A high-speed double delta sampling (DDS) circuit with pipelined structure for CMOS image sensor (CIS) is presented. Considering the low readout speed of the DDS circuit compare with correcting double sampling (CDS) circuit, We separate the main operation of DDS circuit into two steps, and run the two steps alternately in odd readout column and even readout column, which seems like the pipelined operation. Thus, the readout speed of the DDS will as twice as fast than the traditional DDS. The architecture and readout sequence of the new circuit are introduced in detail. Meanwhile simulation results indicate the proposed circuit can achieve a high speed performance.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Xiaohui Liu, Yuanfu Zhao, Liyan Liu, Chunfang Wang, Xiaofeng Jin, and Yue Zhao "The analysis and design of high speed double delta sampling circuit for CMOS image sensor", Proc. SPIE 9159, Sixth International Conference on Digital Image Processing (ICDIP 2014), 91590P (16 April 2014); https://doi.org/10.1117/12.2064181
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Cadmium sulfide

CMOS sensors

Signal to noise ratio

Switches

Device simulation

Cesium

Chromium

Back to Top