Abstract
Consideration was given to the problem of time verification of the combinational circuits, namely, to the problem of determining the false paths. The delays arising in the false paths do not manifest themselves in the circuit operational mode. At determination of the maximal circuit delay as a whole it is recommendable to detect and disregard such paths. It was proposed to reduce the problem of detecting a false path to the search of a test pattern for the stuck-at 0.1 faults of the character of the equivalent normal form corresponding to this path. Search of the test patterns comes to analyzing the conjunctions of the equivalent normal form represented compactly by the AND-OR trees and the structurally synthesized binary decision diagrams. The joint analysis of the AND-OR trees and such diagrams was oriented to reducing the computer burden at seeking the test patterns.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Bushnell, M.L. and Agrawal, V., Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, New York: Kluwer, 2000.
Majumder, S., Bhattachary, B.B., Agrawal, V.D., and Bushnell, M.L., A New Classification of Path Delay Fault Testability in Terms of Stuck-at Faults, Comput. Sci. Technol., 2004, vol. 19, no. 6, pp. 955–964.
Matrosova, A., Lipsky, V., Melnikov, A., and Singh, V., Path Delay Faults and ENF, in Proc. EWDTS’10, St. Petersburg, 2010, pp. 164–167.
Armstrong, D.B., On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets, IEEE Trans. Electron. Comput., 1966, vol. 15, no. 1, pp. 66–73.
Matrosova, A.Yu., Algoritmicheskie metody sinteza testov (Algorithmic Methods of Test Design), Tomsk: Tomsk. Univ., 1990.
Matrosova, A., Andreeva, V., Melnikov, A., and Nikolaeva, E., Multiple Stuck-at Fault and Path Delay Fault Testable Circuit, in Proc. EWDTS’08, Lviv, 2008, pp. 356–364.
Ubar, R., Multi-Valued Simulation of Digital Circuits with Structurally Synthesized Binary Decision Diagrams, Multiple Valued Logic, 1998, vol. 4, pp. 141–157.
Author information
Authors and Affiliations
Additional information
Original Russian Text © A.Yu. Matrosova, S.A. Ostanin, V.Singh, 2013, published in Avtomatika i Telemekhanika, 2013, No. 7, pp. 126–142.
Rights and permissions
About this article
Cite this article
Matrosova, A.Y., Ostanin, S.A. & Singh, V. Detection of false paths in logical circuits by joint analysis of the AND/OR trees and SSBDD-graphs. Autom Remote Control 74, 1164–1177 (2013). https://doi.org/10.1134/S0005117913070084
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S0005117913070084