Skip to main content
SpringerLink
Log in

Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits

  • Safety, Viability, Reliability, Technical Diagnostics
  • Published:
Automation and Remote Control Aims and scope Submit manuscript

Abstract

A single path delay fault of a circuit is reduced to a fault in the literal in the equivalent normal form (ENF) that corresponds to the path that acts during the path delay. Based on the analysis of the ENF circuit, we have found properties of pairs of robust and nonrobust test vectors. We show possibilities to reduce the length of the test for path delay faults.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Bushnell, M.L. and Agrawal, V., Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, New York: Kluwer, 2000.

    Google Scholar 

  2. Majumder, S., Bhattacharya, B.B., Agrawal, V.D., et al., A New Classification of Path Delay Fault Testability in Terms of Stuck-at Faults, Comput. Sci. Technol., 2004, vol. 19, no. 6, pp. 955–964.

    Article  Google Scholar 

  3. Kohavi, I. and Kohavi, Z., Detection of Multiple Faults in Combinational Logic Networks, IEEE Trans. Comput., 1972, vol. C-20, no. 6, pp. 556–568.

    Article  Google Scholar 

  4. Matrosova, A.Yu., Constructing a Full Test for Circuits Synthesized with the Factorization Method, Avtom. Vychisl. Tekh., 1978, no. 5, pp. 42–46.

    Google Scholar 

  5. Matrosova, A., Andreeva, V., and Ostanin, S., Easy Testable Combinational Circuit Design, in Proc. 6th Int. Workshop on Boolean Problem, Germany, Freiberg, 2004, pp. 237–244.

    Google Scholar 

  6. Crepaux-Motte, S., Jacomino, H., and David, R., An Algebraic Method for Delay Fault Testing, in Proc. 14th IEEE VLSI Test Symp., Princeton, 1996, pp. 308–315.

    Google Scholar 

  7. Sapozhnikov, V.V., Sapozhnikov, Vl.V., and Lykov, A.A., Analysis Theorems for Detecting Errors of Type “Time Delay,” Elektron. Modelir., 2004, vol. 26b, no. 3, pp. 83–93.

    Google Scholar 

  8. Armstrong, D.B., On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets, IEEE Trans. Electron. Comput., 1966, vol. EC-15, no. 1, pp. 66–73.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Tomsk State University, Tomsk, Russia

    A. Yu. Matrosova & V. B. Lipskii

Authors
  1. A. Yu. Matrosova
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. V. B. Lipskii
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to A. Yu. Matrosova.

Additional information

Original Russian Text © A.Yu. Matrosova, V.B. Lipskii, 2015, published in Avtomatika i Telemekhanika, 2015, No. 4, pp. 135–148.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Matrosova, A.Y., Lipskii, V.B. Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits. Autom Remote Control 76, 658–667 (2015). https://doi.org/10.1134/S0005117915040104

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S0005117915040104

Keywords

Search

Navigation