Abstract
We formulate necessary and sufficient conditions for detecting a fault at the output of a logical element in a combination logical device in a concurrent error-detection system based on Berger’s code. We introduce the notion of a fully testable fault. We show that in order to ensure that all single faults in combination devices are detected with their concurrent checking based on Berger’s code we can use not only the property that it detects 100% of unidirectional errors but also the property that it detects 100% of asymmetrical errors. Due to the latter property, we can reduce structural redundancy of the combination device, when transforming its circuit to one amenable for control, compared to known algorithms for modifying the structure of combination devices into circuits with unidirectionally independent outputs.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Lala, P.K., Self-Checking and Fault-Tolerant Digital Design, San Francisco: Morgan Kaufmann, 2001.
Fujiwara, E., Code Design for Dependable Systems: Theory and Practical Applications, New Jersey: Wiley, 2006.
Ubar, R., Raik, J., and Vierhaus, H.-T., Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source), New York: IGI Global, 2011.
Nicolaidis, M. and Zorian, Y., On-Line Testing for VLSI—A Compendium of Approaches, J. Electron. Testing: Theor. Appl., 1998, vol. 12, nos. 1–2, pp. 7–20.
Mitra, S. and McClaskey, E.J., Which Concurrent Error Detection Scheme to Choose?, Proc. of Int. Test Conf., 2000, Atlantic City, 2000, pp. 985–994.
Berger, J.M., A Note on Error Detecting Codes for Asymmetric Channels, Inform. Control, 1961, vol. 4, no. 1, pp. 68–73.
Piestrak, S.J., Design of Self-Testing Checkers for Unidirectional Error Detecting Codes, Wrocław: Oficyna Wydawnicza Politechniki Wrocłavskiej, 1995.
Parkhomenko, P.P. and Sogomonyan, E.S., Osnovy tekhnicheskoi diagnostiki (optimizatsiya algoritmov diagnostirovaniya, apparaturnye sredstva) (Fundamentals of Technical Diagnostics: Optimizing Diagnostic Algorithms, Hardware Devices), Moscow: Energoatomizdat, 1981.
Sapozhnikov, V.V., Sapozhnikov, Vl.V., and Efanov, D.V., Error Classification in Information Vectors of Systematic Codes, Izv. Vyssh. Uchebn. Zaved., Priborostroenie, 2015, vol. 58, no. 5, pp. 333–343.
Sogomonyan, E.S., Constructing Self-Testing Embedded Control Circuits for Combination Devices, Autom. Remote Control, 1974, vol. 35, no. 2, pp. 280–289.
Sogomonyan, E.S. and Slabakov, E.V., Samoproveryaemye ustroistva i otkazoustoichivye sistemy (Self-Testing Devices and Fault-Tolerant Systems), Moscow: Radio i Svyaz’, 1989.
Busaba, F.Y. and Lala, P.K., Self-Checking Combinational Circuit Design for Single and Unidirectional Multibit Errors, J. Electron. Testing: Theor. Appl., 1994, vol. 5, no. 5, pp. 19–28.
Sapozhnikov, V.V., Sapozhnikov, Vl.V., Gessel’, M., and Morozov, A.A., A Method for Constructing Self-Testing Combination Devices that Detect All Single Faults, Elektron. Modelir., 1998, vol. 20, no. 6, pp. 70–80.
Saposhnikov, V.V., Morosov, A., Saposhnikov, Vl.V., and Göessel, M., A New Design Method for Self-Checking Unidirectional Combinational Circuits, J. Electron. Testing: Theor. Appl., 1998, vol. 12, nos. 1–2, pp. 41–53.
Morosow, A., Saposhnikov, V.V., Saposhnikov, Vl.V., and Goessel, M., Self-Checking Combinational Circuits with Unidirectionally Independent Outputs, VLSI Design, 1998, vol. 5, no. 4, pp. 333–345.
Matrosova, A.Yu. and Ostanin, S.A., Self-Checking Synchronous Sequential Circuit Design for Unidirectional Error, Proc. IEEE Eur. Test Workshop (ITW’98), 1998, Sitges, Barcelona, Spain.
Göessel, M., Ocheretny, V., Sogomonyan, E., and Marienfeld, D., New Methods of Concurrent Checking, Dordrecht: Springer Science+Business Media B.V., 2008, 1st ed.
Efanov, D.V., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., On Summation Code Properties in Functional Control Circuits, Autom. Remote Control, 2010, vol. 71, no. 6, pp. 1117–1123.
Slabakov, E.V. and Sogomonyan, E.S., Design of Completely Self-Checking Combinational Circuits with the Use of Equilibrium Codes, Autom. Remote Control, 1980, vol. 41, no. 9, pp. 1326–1333.
Das, D. and Touba, N.A., Weight-Based Codes and Their Application to Concurrent Error Detection of Multilevel Circuits, Proc. 17th IEEE VLSI Test Sympos., USA, Dana Point, April 25–29, 1999, pp. 370–376.
Sapozhnikov, V.V., Sapozhnikov, Vl.V., and Efanov, D.V., Weighted Codes with Summation for Organizing Control in Logical Devices, Elektron. Modelir., 2014, vol. 36, no. 1, pp. 59–80.
Author information
Authors and Affiliations
Corresponding author
Additional information
Original Russian Text © D.V. Efanov, V.V. Sapozhnikov, Vl.V. Sapozhnikov, 2017, published in Avtomatika i Telemekhanika, 2017, No. 5, pp. 152–165.
Rights and permissions
About this article
Cite this article
Efanov, D.V., Sapozhnikov, V.V. & Sapozhnikov, V.V. Conditions for detecting a logical element fault in a combination device under concurrent checking based on Berger’s code. Autom Remote Control 78, 891–901 (2017). https://doi.org/10.1134/S0005117917050113
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S0005117917050113