Skip to main content
SpringerLink
Log in

Performance Evaluation of a Hybrid Computer Cluster Built on IBM POWER8 Microprocessors

  • Published:
Programming and Computer Software Aims and scope Submit manuscript

Abstract

This paper is devoted to the performance evaluation of a hybrid computer cluster built on IBM POWER8 CPUs and NVIDIA Tesla P100 GPUs. The architecture of the computing system and software used are described. Results of experiments carried out using the STREAM, NPB, Crossroads/NERSC-9 DGEMM, and HPL packages are discussed. The efficiency of the simultaneous multithreading (SMT) technology supported by POWER8 processors, as well as the performance of some compilers, parallel programming and mathematical libraries, on this architecture is analyzed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1.
Fig. 2.
Fig. 3.
Fig. 4.

Similar content being viewed by others

REFERENCES

  1. Shan, A., Heterogeneous processing: A strategy for augmenting Moore’s law, 2006. https://www.linuxjournal.com/article/8368.

  2. TOP500 supercomputer sites, 2019. https://www.top500.org.

  3. Karkhanis, T.S. and Moreira, J.E., IBM Power architecture, Encyclopedia of Parallel Computing, Padua, D., Ed., Boston: Springer, 2011.

    Google Scholar 

  4. Sinharoy, B., Van Norstrand, J.A., Eickemeyer, R.J., Le, H.Q., Leenstra, J., Nguyen, D.Q., Konigsburg, B., Ward, K., Brown, M.D., Moreira, J.E., Levitan, D., Tung, S., Hrusecky, D., Bishop, J.W., Gschwind, M., Boersma, M., Kroener, M., Kaltenbach, M., Kar-khanis, T., and Fernsler, K.M., IBM POWER8 processor core microarchitecture, IBM J. Res. Dev., 2015, vol. 59, no. 1, pp. 2:1–2:21.

    Google Scholar 

  5. Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L., and Tullsen, D.M., Simultaneous multithreading: A platform for next-generation processors, IEEE Micro, 1997, vol. 17, no. 5, pp. 12–19.

    Article  Google Scholar 

  6. Starke, W.J., Stuecheli, J., Daly, D.M., Dodson, J.S., Auernhammer, F., Sagmeister, P.M., Guthrie, G.L., Marino, C.F., Siegel, M., and Blaner, B., The cache and memory subsystems of the IBM POWER8 processor, IBM J. Res. Dev., 2015, vol. 59, no. 1, pp. 3:1–3:13.

    Article  Google Scholar 

  7. NVIDIA Tesla P100: The most advanced datacenter accelerator ever built. Featuring Pascal GP100, the world’s fastest GPU, Whitepaper, 2016.

    Google Scholar 

  8. Multi-process service, NVIDIA, 2015.

  9. McCalpin, J.D., Memory bandwidth and machine balance in current high performance computers, IEEE Comput. Soc. Techn. Comm. Comput. Archit. (TCCA)Newsl., 1995.

    Google Scholar 

  10. Bailey, D., Barszcz, E., Barton, J., Browning, D., Carter, R., Dagum, L., Fatoohi, R., Fineberg, S., Frederickson, P., Lasinski, T., Schreiber, R., Simon, H., Venkatakrishnan, V., and Weeratunga, S., The NAS parallel benchmarks, RNR technical report 94-007, 1994.

  11. Saini, S., Chang, J., Hood, R., and Jin, H., A scalability study of Columbia using the NAS parallel benchmarks, Comput. Methods Sci. Technol., 2006, no. 1, pp. 33–45.

    Article  Google Scholar 

  12. Dongarra, J.J., Luszczek, P., and Petite, A., The LINPACK benchmark: Past, present and future, Concurrency Comput.: Pract. Exper., 2003, vol. 15, no. 9, pp. 803–820.

    Article  Google Scholar 

  13. ESSL guide and reference, IBM, 2016.

  14. Austin, B. and Wright, N.J., Measurement and interpretation of micro-benchmark and application energy use on the Cray XC30, Proc. Energy Efficient Supercomputing Workshop, 2014, pp. 51–59.

  15. Sorokin, A.A., Makogonov, S.I., and Korolev, S.P., The information infrastructure for collective scientific work in the Far East of Russia, Sci. Tech. Inf. Process., 2017, vol. 4, pp. 302–304.

    Article  Google Scholar 

Download references

ACKNOWLEDGMENTS

Numerical computations were carried out on the equipment provided by the Data Center of the Far Eastern Branch of the Russian Academy of Sciences (Khabarovsk) [15] and the Federal Research Center Computer Science and Control of the Russian Academy of Sciences (Moscow).

Funding

This work was supported by the Russian Foundation for Basic Research, project no. 18-29-03196.

Author information

Authors and Affiliations

  1. Computing Center of the Far Eastern Branch of the Russian Academy of Sciences, ul. Kim Yu Chena 65, 680000, Khabarovsk, Russia

    S. I. Mal’kovskii, A. A. Sorokin, S. P. Korolev & G. I. Tsoi

  2. Federal Research Center “Computer Science and Control,” Russian Academy of Sciences, ul. Vavilova 44/2, 119333, Moscow, Russia

    A. A. Zatsarinnyi

Authors
  1. S. I. Mal’kovskii
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. A. A. Sorokin
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. S. P. Korolev
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. A. A. Zatsarinnyi
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. G. I. Tsoi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to A. A. Sorokin.

Additional information

Translated by Yu. Kornienko

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Mal’kovskii, S.I., Sorokin, A.A., Korolev, S.P. et al. Performance Evaluation of a Hybrid Computer Cluster Built on IBM POWER8 Microprocessors. Program Comput Soft 45, 324–332 (2019). https://doi.org/10.1134/S0361768819060057

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S0361768819060057

Search

Navigation