Abstract
The timing behavior and congestion behavior are two important goals in the performance-driven standard-cell placement. In this paper, we analyze the relationship between the timing and congestion behavior. We bring up a multi-step placement algorithm to reach the two goals. First, the timing-driven placement algorithm is used to find the global optimal solution. In the second step, the algorithm tries to decrease the maximum congestion while not deteriorating the timing behavior. We have implemented our algorithm and tested it with real circuits. The results show that the maximum delay can decrease by 30% in our timing-driven placement and in the second step the maximum congestion will decrease by 10% while the timing behavior is unchanged.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Sun, W. J., Sechen, C., Efficient and effective placement for very large circuits, IEEE/ACM ICCAD, Los Alamitos: IEEE Computer Society Press, 1993, 170–177.
Wang, M., Yang, X., Sarrafzadeh, M., Dragon 2000: Standard-cell placement tool for large industry circuits, International Conference on Computer-Aided Design, IEEE November 2000, Piscataway: IEEE, 2000, 260–264.
Johannes, F., Kleinhans, J. M., Sigl, G. et al., GORDIAN: VLSI placement by quadratic programming and slicing optimization, IEEE. Trans. on CAD, 1991, 10(3): 356–365.
Tang Pushan, The Theory and Method of Computer Aided Design (in Chinese), Shanghai: Press of Fu Dan University, May 1990.
Yu Hong, Hong Xianlong, A new timing-driven placement algorithm based on table-lookup delay model, Chinese Journal of Semiconductors, 2000, 21(11): 1129–1138.
Srinivasan, A., Chaudhary, K., Kuh, E. S., RITUAL: An algorithm for performance driven placement of cell-based IC’s, in Proc. 3rd Physical Design Workshop, Nemacolin Woodlands, Pennsylvania, May 1991.
Tsay, R. S., Kuh, E. S., Hsu, C. P., PROUD: A sea-of-gates placement algorithm, IEEE Design Test Comput. December, 1988, 44–56.
Hauge, P. S., Nair, R., Yaffa, E., Circuit placement for predictable performance, in Proc. IEEE Int. Conf. Computer-Aided Design, 1987, 88–91.
Sarrafzadeh, M., Knol, D. A., Tellez, G. E., A delay budgeting algorithm ensuring maximum flexibility in placement, IEEE Transaction on CAD, 1997, 16(11): 1332–1341.
Parakh, P. N., Brown, R. B., Sakallah, D. A., Congestin driven quadratic placement, Proceedings of ACM/IEEE DAC, New Jersey: IEEE Computer Society Press, 1998, 275–278.
Wang, M., Sarrafzadeh, M., On the behavior of congestion minimization during placement, International Symposium of Physical Design, ACM, April 1999, Pullman: ACM, 1999, 145–150.
Hou, W. T., Yu, H., Hong, X. L., A new congestion-driven placement algorithm based on cell inflation, Proc. Of IEEE ASP-DAC2001 (Japan, 2001), Piscataway: IEEE, 2001, 605–608.
Sarrafzadeh, M., Wang, M. G., Interaction among cost functions in placement, VLSI and CAD 1999, ICVC’99 6th International Conference on 1999, 32–36.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Hou, W., Hong, X., Wu, W. et al. A multi-step standard-cell placement algorithm of optimizing timing and congestion behavior. Sci China Ser F 45, 310–320 (2002). https://doi.org/10.1360/02yf9027
Received:
Issue Date:
DOI: https://doi.org/10.1360/02yf9027