Abstract
In this paper we describe how commercial open standards for embedded systems could affect the architecture of future satellite data handling systems. Traditionally, satellite data handling systems are based on the principles of a federated architecture, i. e. one function is implemented as one box. Each box has its own housing and power supply. In the paper we describe the transition path from the traditional federated architecture to a centralized but modular architecture based on adapted industrial standards. In the presented approach functional modules like on-board computer, Global Navigation Satellite System receiver, interface boards, etc. are combined in a rack communicating via a standard backplane using standardized communication links. The analysis performed during the Advanced Data Handling Architecture study showed that this approach contributes significantly to mass and power reduction (approx. 20 %) of a typical satellite data handling system. Another major point highlighted in the Advanced Data Handling Architecture study is the simplification of Assembly, Integration and Test activities. All this will help space industry to handle increasing system complexity while keeping costs at an acceptable level.
About the authors
Julian Bozler studied Electrical Engineering and Computer Architectures at the University of Stuttgart. He started his career at Airbus as FPGA-development engineer in 2010 for mass memory units. Later he was responsible for test and verification of the unit, as well as for system engineering in various projects. 2015 he moved to the Prime, being responsible for the OnBoard Computer, the DataHandling and later the complete Electrical System of the Airbus Platform Product Line, called Astrobus. Nowadays he is Electrical System Engineer and Data Handling architect in phase 0/A/B1 studies and phase B2/C/D proposals. In this position he is acting as ADHA project manager. He has been recently appointed as the Airbus Data Handling Expert.
Dr. Hans Juergen Herpel received a PhD degree from Darmstadt University in Electrical Engineering in 1995. He has now more than 30 years of experience in the field of embedded systems. This includes the implementation and design of hardware (boards, FPGAs, ASICs) and software for embedded system as well as the definition and implementation of a design methodology for these systems. The field of application ranges from automotive/train, airborne and spaceborne systems. In the past 15 years he was also involved in various projects as system engineer and project team manager. In 2014 Mr. Herpel was nominated as Expert for Advanced Avionics Software with the focus on modular hardware and software architectures. He is member of the PCIMG standardization group and initiated the Compact PCI® Serial Space standard. In his current position he is coordinating the R&T related projects within the department.
Jan Johansson received Master of Science Electrical Engineering at Chalmers University of Technology (1991). He has been employed at RUAG Space AB for more than 25 years. He has been acting as Project Engineer for the On-Board Computer in various science programs (Rosetta CDMS, Solar Orbiter OBC, Euclid CDMS), earth observation projects (e. g. Authentication Unit for Sentinels) and navigation projects (Galileo CDU IOV and FOC). He has since 2018 been Team Leader for the Advanced Data Handling Architecture (ADHA) study.
Dr. Wahida Gasti received Electronics, Computer Science and Computer Graphics Ph. D. degree at the University of Strasbourg I, (Diploma 1986). She is presently the On-Board Avionics Embedded Systems Lead Engineer at the European Space Agency. Accordingly, she is the project leader of the Advanced Data Handling Architecture (ADHA) project in ESA. She was part of the Bepi Colombo ESA team in charge of the On-Board Avionics System based on the first SpW Network deployed in space. Her present interest include Artificial Intelligence within ADHA on-board computing and processing architectures.
Olivier Mourra studied at the Institut National Polytechnique of Toulouse at the Engineering School ENSEEIHT. He started to work at the European Space Agency in 2003, as Power Conditioning Engineer. He actively supported many ESA space projects in particular Swarm and Exomars TGO. In 2014, he moved as Principal System Electrical Engineer in the ESA project team of MetOp-SG. Olivier was responsible with the support of a small group of experts for all Electrical, Electronics and Electro-Magnetic Compatibility (EMC) aspects of the MetOp-SG satellites project. He has been recently appointed as the Head of the On-Board Computer and Data Handling Systems in the Technical Directorate of the European Space Agency.
References
1. G. Radha, A Communication-Centric Embedded System Architecture (ACCESA), First International Conference on Computational Intelligence, Communication Systems and Networks, 2009.Search in Google Scholar
2. GLOBE NEWSWIRE, Global Military Embedded Systems Market (2020 to 2025), March 02, 2021.Search in Google Scholar
3. W. Gasti, SoW – Definition and Roadmap of an advanced Data Handling Architecture for EO Satellites, SoW EOP-8MT/2018/-03-2070, 2018.Search in Google Scholar
4. H. J. Herpel et al.., Open Modular Computing Platforms in Space – Learning from Other Industrial Domains, IEEE Aerospace, 2016.10.1109/AERO.2016.7500844Search in Google Scholar
5. H. J. Herpel et al.., Modular Payload Computers for Robotic and Earth Observation, DASIA2019, 2020.Search in Google Scholar
6. R. Qedar et al.., The impact of open modular standards on Satellite Data Handling Systems, White Paper, 2020.Search in Google Scholar
7. J. Bozler et al.., Current DHS architecture(s) in LEO EO Satellites, ESA ADHA Study Report, 2019.Search in Google Scholar
8. J. Bozler et al.., Definition Report of the Advanced DHS Architecture and Modules, ESA ADHA Study Report, 2019.Search in Google Scholar
9. J. Johansson et al.., Specification of the Advanced DHS Architecture, ESA ADHA Study Report, 2019.Search in Google Scholar
10. J. Johansson et al.., Detailed Specifications of the Advanced DHS Architecture, ESA ADHA Study Reports, 2019.Search in Google Scholar
11. Barbara Schmitz, Spoiled for Choice: CompactPCI Serial or VPX? White Paper, 2015.Search in Google Scholar
12. ESTEC, SAVOIR Functional Reference Architecture [ASRA], SAVOIR-TN-001.Search in Google Scholar
13. ESTEC, SAVOIR On-Board Software Reference Architecture [ASRA], SAVOIR-TN-002.Search in Google Scholar
14. ESTEC, SAVOIR generic RTU specification, SAVOIR/12-003/GM.Search in Google Scholar
15. ESTEC, RTU Operability Requirements, TEC-EDD/2013-11/GM.Search in Google Scholar
16. NanoXplore, https://www.nanoxplore.com/, 2021.Search in Google Scholar
17. Cobham Gailser, https://www.gaisler.com/index.php/products/processors/leon4, 2021.Search in Google Scholar
© 2021 Walter de Gruyter GmbH, Berlin/Boston
