Abstract
We present a novel standard convolutional symbols generator (SCSG) block for a multi-parameter reconfigurable Viterbi decoder to optimize resource consumption and adaption of multiple parameters. The SCSG block generates all the states and calculates all the possible standard convolutional symbols corresponding to the states using an iterative approach. The architecture of the Viterbi decoder based on the SCSG reduces resource consumption for recalculating the branch metrics and rearranging the correspondence between branch metrics and transition paths. The proposed architecture supports constraint lengths from 3 to 9, code rates of 1/2, 1/3, and 1/4, and fully optional polynomials. The proposed Viterbi decoder has been implemented on the Xilinx XC7VX485T device with a high throughput of about 200 Mbps and a low resource consumption of 162k logic gates.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Batcha MFN, Sha’ameri AZ, 2007. Configurable adaptive Viterbi decoder for GPRS, EDGE and Wimax. IEEE Int Conf on Telecommunications and Malaysia Int Conf on Communications, p.237–241. https://doi.org/10.1109/ICTMICC.2007.4448640
Benaissa M, Zhu YQ, 2003. A novel high-speed configurable Viterbi decoder for broadband access. EURASIP J Adv Signal Process, 2003(13):1317–1327. https://doi.org/10.1155/S1110865703310054
Bissi L, Placidi P, Baruffa G, et al., 2008. A Viterbi decoder architecture for a standard-agile and reprogrammable transceiver. Integr VLSI J, 41(2):161–170. https://doi.org/10.1016/j.vlsi.2007.04.001
Campos JM, Cumplido R, 2006. A runtime reconfigurable architecture for Viterbi decoding. 3rd Int Conf on Electrical and Electronics Engineering, p.1-4. https://doi.org/10.1109/ICEEE.2006.251908
Cavallaro JR, Vaya M, 2003. Viturbo: a reconfigurable architecture for Viterbi and Turbo decoding. IEEE Int Conf on Acoustics, Speech, and Signal Processing, p.497–500. https://doi.org/10.1109/ICASSP.2003.1202412
Chang F, Onohara K, Mizuochi T, 2010. Forward error correction for 100 G transport networks. IEEE Commun Mag, 48(3): S48–S55. https://doi.org/10.1109/MCOM.2010.5434378
Kim J, Yoshizawa S, Miyanaga Y, 2012. Variable wordlength soft-decision Viterbi decoder for power-efficient wireless LAN. Integr VLSI J, 45(2):132–140. https://doi.org/10.1016/j.vlsi.2011.10.002
Moon TK, 2005. Error Correction Coding: Mathematical Methods and Algorithms. John Wiley & Sons, Inc., New Jersey, USA, p.487–490. https://doi.org/10.1002/0471739219
Niktash A, Parizi HT, Bagherzadeh N, 2006. A multi-standard Viterbi decoder for mobile applications using a reconfigurable architecture. IEEE 64th Vehicular Technology Conf, p.1-5. https://doi.org/10.1109/VTCF.2006.176
Swaminathan S, Tessier R, Goeckel D, et al., 2002. A dynamically reconfigurable adaptive Viterbi decoder. Proc ACM/SIGDA 10th Int Symp on Field-Programmable Gate Arrays, p.227-236. https://doi.org/10.1145/503048.503081
Vennila C, Patel AK, Lakshminarayanan G, et al., 2013. Dynamic partial reconfigurable Viterbi decoder for wireless standards. Comput Electr Eng, 39(2):164–174. https://doi.org/10.1016/j.compeleceng.2012.12.009
Xiong L, Yao D, Tan Z, et al., 2004. Research on FPGA-based soft-decision Viterbi decoder for convolutional codes puncturation. J Beijing Jiaotong Univ, 28(5):36–39 (in Chinese). https://doi.org/10.3969/j.issn.1673-0291.2004.05.009
Yoo W, Jung Y, Kim MY, et al., 2012. A pipelined 8-bit soft decision Viterbi decoder for IEEE802.11ac WLAN systems. IEEE Trans Consum Electron, 58(4):1162–1168. https://doi.org/10.1109/TCE.2012.6414981
Author information
Authors and Affiliations
Corresponding author
Additional information
Project supported by the Natural Science Foundation of Jiangsu Province, China (No. BK20130156), the Summit of the Six Top Talents Program of Jiangsu Province, China (No. 2013-DZXX-027), the Fundamental Research Funds for the Central Universities, China (No. JUSRP51510), and the Graduate Student Innovation Program for Universities of Jiangsu Province, China (Nos. KYLX15_1192, KYLX16_0776, and SJLX16_0500)
Rights and permissions
About this article
Cite this article
Xie, Yq., Yu, Zg., Feng, Y. et al. A multistandard and resource-efficient Viterbi decoder for a multimode communication system. Frontiers Inf Technol Electronic Eng 19, 536–543 (2018). https://doi.org/10.1631/FITEE.1601596
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1631/FITEE.1601596
Key words
- Reconfigurable Viterbi decoder
- Multi-parameter
- Low resource consumption
- Standard convolutional symbols generator (SCSG)
- Fully optional polynomials