Skip to main content
Log in

The rise of high-throughput computing

  • Perspective
  • Published:
Frontiers of Information Technology & Electronic Engineering Aims and scope Submit manuscript

Abstract

In recent years, the advent of emerging computing applications, such as cloud computing, artificial intelligence, and the Internet of Things, has led to three common requirements in computer system design: high utilization, high throughput, and low latency. Herein, these are referred to as the requirements of ‘high-throughput computing (HTC)’. We further propose a new indicator called ‘sysentropy’ for measuring the degree of chaos and uncertainty within a computer system. We argue that unlike the designs of traditional computing systems that pursue high performance and low power consumption, HTC should aim at achieving low sysentropy. However, from the perspective of computer architecture, HTC faces two major challenges that relate to (1) the full exploitation of the application’s data parallelism and execution concurrency to achieve high throughput, and (2) the achievement of low latency, even in the cases at which severe contention occurs in data paths with high utilization. To overcome these two challenges, we introduce two techniques: on-chip data flow architecture and labeled von Neumann architecture. We build two prototypes that can achieve high throughput and low latency, thereby significantly reducing sysentropy.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  • Bao YG, Wang S, 2017. Labeled von Neumann architecture for software–defined cloud. J Comput Sci Technol, 32(2):219–223. https://doi.org/10.1007/s11390–017–1716.0

    Article  MathSciNet  Google Scholar 

  • Barroso LA, Clidaras J, Hölzle U, 2013. The Datacenter as a Computer: an Introduction to the Design of Warehouse–Scale Machines (2nd Ed.). Morgan & Claypool Publishers, USA. https://doi.org/10.2200/S00516ED2V01Y201306CA.024

    Google Scholar 

  • Dennis JB, Fosseen JB, Linderman JP, 1974. Data flow schemas. Int Symp on Theoretical Programming, p.187–216. https://doi.org/10.1007/3–540–06720–5.15

    Book  MATH  Google Scholar 

  • Fan DR, Li WM, Ye XC, et al., 2018. SmarCo: an efficient many–core processor for high–throughput applications in datacenters. IEEE Int Symp on High Performance Computer Architecture, p.596–607. https://doi.org/10.1109/HPCA.2018.00057

    Google Scholar 

  • Greenberg A, 2015. SDN for the cloud. Keynote of SIGCOMM.

    Google Scholar 

  • Kapoor R, Porter G, Tewari M, et al., 2012. Chronos: predictable low latency for data center applications. Proc 3rd ACM Symp on Cloud Computing, p.9. https://doi.org/10.1145/2391229.2391238

    Book  Google Scholar 

  • Kasture H, Sanchez D, 2016. Tailbench: a benchmark suite and evaluation methodology for latency–critical applications. IEEE Int Symp on Workload Characterization, p.1–10. https://doi.org/10.1109/IISWC.2016.7581261

    Google Scholar 

  • Livny M, 2013. From Principles to Capabilities—the Birth and Evolution of High Throughput Computing. Wisconsin Institutes for Discovery, University of Madison–Wisconsin, USA.

    Google Scholar 

  • Ma JY, Wang HB, Zhang LX, et al., 2015. Supporting differentiated services in computers via programmable architecture for resourcing–on–demand (PARD). ACM SIGPLAN Not, 50(4):131–143. https://doi.org/10.1145/2775054.2694382

    Article  Google Scholar 

  • Xie Y, 2016. Technology–driven architecture innovation: challenges and opportunities. Proc 43rd ACM/IEEE Int Symp on Computer Architecture, Architecture.2030 Workshop.

    Google Scholar 

  • Xu ZW, 2012. How much power is needed for a billion–thread high–throughput server? Front Comput Sci, 6(4):339–346. https://doi.org/10.1007/s11704–012–2071.5

    MathSciNet  MATH  Google Scholar 

  • Xu ZW, Li CD, 2017. Low–entropy cloud computing systems. Sci Sin Inform, 47(9):1149–1163. https://doi.org/10.1360/N112017.00069

    Article  Google Scholar 

  • Xu ZW, Chi XB, Xiao N, 2016. High–performance computing environment: a review of twenty years of experiments in China. Nat Sci Rev, 3(1):36–48. https://doi.org/10.1093/nsr/nw.001

    Article  Google Scholar 

  • Yu Z, 2017. Labeled RISC–V: a new perspective on softwaredefined architecture. Proc 6th RISC–V Workshop, p.7.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ning-Hui Sun.

Additional information

Project supported by the National Key R&D Program of China (No. 2016YFB1000201), the National Natural Science Foundation of China (No. 61420106013), and the Youth Innovation Promotion Association of Chinese Academy of Sciences

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sun, NH., Bao, YG. & Fan, DR. The rise of high-throughput computing. Frontiers Inf Technol Electronic Eng 19, 1245–1250 (2018). https://doi.org/10.1631/FITEE.1800501

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1631/FITEE.1800501

Key words

CLC number

Navigation