Abstract
In this era of pervasive computing, low-resource devices have been deployed in various fields. PRINCE is a lightweight block cipher designed for low latency, and is suitable for pervasive computing applications. In this paper, we propose new circuit structures for PRINCE components by sharing and simplifying logic circuits, to achieve the goal of using a smaller number of logic gates to obtain the same result. Based on the new circuit structures of components and the best sharing among components, we propose three new hardware architectures for PRINCE. The architectures are simulated and synthesized on different programmable gate array devices. The results on Virtex-6 show that compared with existing architectures, the resource consumption of the unrolled, low-cost, and two-cycle architectures is reduced by 73, 119, and 380 slices, respectively. The low-cost architecture costs only 137 slices. The unrolled architecture costs 409 slices and has a throughput of 5.34 Gb/s. To our knowledge, for the hardware implementation of PRINCE, the new low-cost architecture sets new area records, and the new unrolled architecture sets new throughput records. Therefore, the newly proposed architectures are more resource-efficient and suitable for lightweight, latency-critical applications.
摘要
在当今普适计算时代, 低资源设备已广泛部署在各个领域. PRINCE是一种专为低延迟设计的轻量级分组密码, 适用于普适计算应用程序. 本文通过共享和简化逻辑电路为PRINCE组件提出新的电路结构, 以达到使用较少逻辑门获得相同效果的目标. 基于组件新的电路结构和组件之间的最佳共享, 提出3种新的PRINCE硬件架构, 并在不同可编程门阵列设备上对3种硬件架构进行仿真和综合. 基于Virtex-6平台的实验结果表明, 与现有架构相比, 展开、 低成本和两周期架构的资源消耗分别减少73、 119和380个可编程逻辑单元. 低成本架构仅需137个可编程逻辑单元. 展开架构需409个可编程逻辑单元, 其吞吐量为5.34 Gb/s. 据我们所知, 对于PRINCE的硬件实现, 所提低成本架构具有更低资源消耗, 且所提展开架构具有更高吞吐量. 因此, 所提架构具有更高资源效率, 适用于低资源、 低延迟的应用程序.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Abbas YA, Jidin R, Jamil N, et al., 2014. Implementation of PRINCE algorithm in FPGA. Proc 6th Int Conf on Information Technology and Multimedia, p.1–4. https://doi.org/10.1109/ICIMU.2014.7066593
Abbas YA, Jidin R, Jamil N, et al., 2015. PRINCE IP-core on field programmable gate arrays (FPGA). Res J Appl Sci Eng Technol, 10(8):914–922. https://doi.org/10.19026/rjaset.10.2447
Abbas YA, Jidin R, Jamil N, et al., 2016. Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA. Res J Inform Technol, 8(1):17–28. https://doi.org/10.3923/rjit.2016.17.28
Abed S, Jaffal R, Mohd B, et al., 2019. FPGA modeling and optimization of a SIMON lightweight block cipher. Sensors, 19(4):913. https://doi.org/10.3390/s19040913
Alioto M, 2017. Enabling the Internet of Things: from Integrated Circuits to Integrated Systems. Springer, Switzerland. https://doi.org/10.1007/978-3-319-51482-6
Ayesha N, Singh P, Acharya B, 2020. An area-optimized architecture for LiCi cipher. Int Conf on Nanoelectronics, Circuits and Communication Systems, p.157–167. https://doi.org/10.1007/978-981-15-2854-5_16
Balderas-Contreras T, Cumplido R, Feregrino-Uribe C, 2008. On the design and implementation of a RISC processor extension for the KASUMI encryption algorithm. Comput Electr Eng, 34(6):531–546. https://doi.org/10.1016/j.compeleceng.2007.11.003
Bansod G, Pisharoty N, Patil A, 2017. BORON: an ultra-lightweight and low power encryption design for pervasive computing. Front Inform Technol Electron Eng, 18(3):317–331. https://doi.org/10.1631/FITEE.1500415
Beaulieu R, Shors D, Smith J, et al., 2015. The SIMON and SPECK lightweight block ciphers. Proc 52nd Annual Design Automation Conf, p.1–6. https://doi.org/10.1145/2744769.2747946
Bogdanov A, Knudsen LR, Leander G, et al., 2007. PRESENT: an ultra-lightweight block cipher. Proc 9th Int Workshop on Cryptographic Hardware and Embedded Systems, p.450–466. https://doi.org/10.1007/978-3-540-74735-2_31
Borghoff J, Canteaut A, Güneysu T, et al., 2012. PRINCE—a low-latency block cipher for pervasive computing applications. Proc 18th Int Conf on the Theory and Application of Cryptology and Information Security, p.208–225. https://doi.org/10.1007/978-3-642-34961-4_14
Dahiphale V, Raut H, Bansod G, 2019. Design and implementation of novel datapath designs of lightweight cipher RECTANGLE for resource constrained environment. Multim Tools Appl, 78(16):23659–23688. https://doi.org/10.1007/s11042-019-7587-3
Dahiphale V, Bansod G, Zambare A, et al., 2020. Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA. Front Inform Technol Electron Eng, 21(4):615–628. https://doi.org/10.1631/FITEE.1800681
Dhanda S, Singh B, Jindal P, 2020. Lightweight cryptography: a solution to secure IoT. Wirel Pers Commun, 112(3):947–1980. https://doi.org/10.1007/s11277-020-07134-3
Feizi S, Nemati A, Ahmadi A, et al., 2015. A high-speed FPGA implementation of a bit-slice ultra-lightweight block cipher, RECTANGLE. Proc 5th Int Conf on Computer and Knowledge Engineering, p.206–211. https://doi.org/10.1109/ICCKE.2015.7365828
Kitsos P, Sklavos N, Parousi M, et al., 2012. A comparative study of hardware architectures for lightweight block ciphers. Comput Electr Eng, 38(1): 148–160. https://doi.org/10.1016/j.compeleceng.2011.11.022
Lara-Nino CA, Díaz-Pérez A, Morales-Sandoval M, 2018. FPGA-based assessment of Midori and GIFT lightweight block ciphers. Proc 20th Int Conf on Information and Communications Security, p.745–755. https://doi.org/10.1007/978-3-030-01950-1_45
Liu BT, Li L, Wu RX, et al., 2019. Loong: a family of involutional lightweight block cipher based on SPN structure. IEEE Access, 7:36023–136035. https://doi.org/10.1109/ACCESS.2019.2940330
Maene P, Verbauwhede I, 2015. Single-cycle implementations of block ciphers. Proc 4th Int Workshop on Lightweight Cryptography for Security and Privacy, p.131–147. https://doi.org/10.1007/978-3-319-29078-2_8
Philip MA, Vaithiyanathan AV, 2017. A survey on lightweight ciphers for IoT devices. Int Conf on Technological Advancements in Power and Energy, p.1–4. https://doi.org/10.1109/TAPENERGY.2017.8397271
Rashidi B, 2019. High-throughput and flexible ASIC implementations of SIMON and SPECK lightweight block ciphers. Int J Circ Theor Appl, 47(8):1254–1268. https://doi.org/10.1002/cta.2645
Rashidi B, 2020a. Flexible structures of lightweight block ciphers PRESENT, SIMON and LED. IET Circ Dev Syst, 14(3):369–380. https://doi.org/10.1049/iet-cds.2019.0363
Rashidi B, 2020b. Low-cost and two-cycle hardware structures of PRINCE lightweight block cipher. Int J Circ Theory Appl, 48(8):1227–1243. https://doi.org/10.1002/cta.2832
Shrivastava N, Singh P, Acharya B, 2020. A novel hardware architecture for rectangle block cipher. Int Conf on Nanoelectronics, Circuits and Communication Systems, p.169–181. https://doi.org/10.1007/978-981-15-2854-5_17
Singh P, Acharya B, Chaurasiya RK, 2019. Efficient VLSI architectures of LILLIPUT block cipher for resource-constrained RFID devices. IEEE Int Conf on Electronics, Computing and Communication Technologies, p.1–6. https://doi.org/10.1109/CONECCT47791.2019.9012869
Wu WL, Zhang L, 2011. LBlock: a lightweight block cipher. Proc 9th Int Conf on Applied Cryptography and Network Security, p.327–344. https://doi.org/10.1007/978-3-642-21554-4_19
Xiong JB, Ren J, Chen L, et al., 2019. Enhancing privacy and availability for data clustering in intelligent electrical service of IoT. IEEE Int Things J, 6(2):530–1540. https://doi.org/10.1109/JIOT.2018.2842773
Xu T, Wendt JB, Potkonjak M, 2014. Security of IoT systems: design challenges and opportunities. IEEE/ACM Int Conf on Computer-Aided Design, p.417–423.
Yang GQ, Zhu B, Suder V, et al., 2015. The Simeck family of lightweight block ciphers. Int Workshop on Cryptographic Hardware and Embedded Systems, p.307–329. https://doi.org/10.1007/978-3-662-48324-4_16
Zhang WT, Bao ZZ, Lin DD, et al., 2015. RECTANGLE: a bit-slice lightweight block cipher suitable for multiple platforms. Sci China Inform Sci, 58(12): 122103:1–122103:15. https://doi.org/10.1007/s11432-015-5459-7
Author information
Authors and Affiliations
Contributions
Lang LI and Jingya FENG designed the research. Lang LI, Jingya FENG, and Botao LIU conducted the experiments and drafted the manuscript. Ying GUO and Qiuping LI helped organize the manuscript. Lang LI revised and finalized the paper.
Corresponding author
Ethics declarations
Lang LI, Jingya FENG, Botao LIU, Ying GUO, and Qiuping LI declare that they have no conflict of interest.
Additional information
Project supported by the Scientific Research Fund of Hunan Provincial Education Department, China (Nos. 19A072 and 20C0268), the Science and Technology Innovation Program of Hunan Province, China (No. 2016TP1020), the Application-Oriented Special Disciplines, Double First-Class University Project of Hunan Province, China (No. Xiangjiaotong [2018] 469), the Science Foundation Project of Hengyang Normal University, China (No. 18D23), and the Postgraduate Scientific Research Innovation Project of Hunan Province, China (No. CX20190980)
Rights and permissions
About this article
Cite this article
Li, L., Feng, J., Liu, B. et al. Implementation of PRINCE with resource-efficient structures based on FPGAs. Front Inform Technol Electron Eng 22, 1505–1516 (2021). https://doi.org/10.1631/FITEE.2000688
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1631/FITEE.2000688