Abstract
As the number of cores in a multicore system increases, the communication pressure on the interconnection network also increases. The network-on-chip (NoC) architecture is expected to take on the ever-expanding communication demands triggered by the ever-increasing number of cores. The communication behavior of the NoC architecture exhibits significant spatial-temporal variation, posing a considerable challenge for NoC reconfiguration. In this paper, we propose a traffic-oriented reconfigurable NoC with augmented inter-port buffer sharing to adapt to the varying traffic flows with a high flexibility. First, a modified input port is introduced to support buffer sharing between adjacent ports. Specifically, the modified input port can be dynamically reconfigured to react to on-demand traffic. Second, it is ascertained that a centralized output-oriented buffer management works well with the reconfigurable input ports. Finally, this reconfiguration method can be implemented with a low overhead hardware design without imposing a great burden on the system implementation. The experimental results show that compared to other proposals, the proposed NoC architecture can greatly reduce the packet latency and improve the saturation throughput, without incurring significant area and power overhead.
摘要
随着多核系统中核数量的增加,片上互连网络的通信压力也随之增大。片上网络(NoC)的通信架构能够承载因核数量不断增加而引发的不断扩大的通信需求。NoC架构的通信行为表现出明显的时空变化,给多核互连系统的重新配置带来巨大挑战。本文提出一种面向流量的可重构NoC,其采用端口间缓冲区共享策略,可灵活适应不同的流量特征,具有很高灵活性。首先,修改输入端口以支持相邻端口之间的缓冲区共享。具体而言,修改后的输入端口可动态重新配置,以响应按需流量。其次,采用一种面向输出的集中式缓冲区管理机制,配合可重构的输入端口。最后,这种可重构方法可通过较低开销的硬件设计实现,不会给系统实现带来很大负担。实验结果表明,与其他方案相比,本文所提出的NoC架构大大降低了数据包延迟,提高了饱和吞吐量,而且不会产生显著的面积和功耗开销。
Similar content being viewed by others
Data availability
The data that support the findings of this study are available from the corresponding author upon reasonable request.
References
Baharloo M, Khonsari A, 2018. A low-power wirelessassisted multiple network-on-chip. Microprocess Microsyst, 63:104–115. https://doi.org/10.1016/j.micpro.2018.09.001
Castillo EV, Miorandi G, Chau WJ, 2014. DyAFNoC: characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm. Proc 8th IEEE/ACM Int Symp on Networkson-Chip, p.190–191. https://doi.org/10.1109/NOCS.2014.7008788
Catania V, Mineo A, Monteleone S, et al., 2017. Cycleaccurate network on chip simulation with Noxim. ACM Trans Model Comput Simul, 27(1):4. https://doi.org/10.1145/2953878
Chen XN, Peh LS, 2003. Leakage power modeling and optimization in interconnection networks. Proc Int Symp on Low Power Electronics and Design, p.90–95. https://doi.org/10.1145/871506.871531
Das TS, Ghosal P, Chatterjee N, 2021. VCS: a method of inorder packet delivery for adaptive NoC routing. Nano Commun Netw, 28:100333. https://doi.org/10.1016/j.nancom.2020.100333
Farrokhbakht H, Kao H, Jerger NE, 2019. UBERNoC: unified buffer power-efficient router for network-on-chip. Proc 13th IEEE/ACM Int Symp on Networks-on-Chip, p.1–8. https://doi.org/10.1145/3313231.3352362
Jain A, Laxmi V, Tripathi M, et al., 2020. TRACK: an algorithm for fault-tolerant, dynamic and scalable 2D mesh network-on-chip routing reconfiguration. Integration, 72:92–110. https://doi.org/10.1016/j.vlsi.2020.01.005
Jerger NE, Krishna T, Peh LS, 2017. On-Chip Networks (2nd Ed.). Springer, Cham, Germany. https://doi.org/10.1007/978-3-031-01755-1
Jindal N, Gupta S, Ravipati DP, et al., 2020. Enhancing network-on-chip performance by reusing trace buffers. IEEE Trans Comput-Aided Des Integr Circ Syst, 39(4):922–935. https://doi.org/10.1109/TCAD.2019.2907909
Krishna T, Chen CHO, Kwon WC, et al., 2013a. Breaking the on-chip latency barrier using SMART. Proc IEEE 19th Int Symp on High Performance Computer Architecture, p.378–389. https://doi.org/10.1109/HPCA.2013.6522334
Krishna T, Chen CHO, Park S, et al., 2013b. Single-cycle multihop asynchronous repeated traversal: a smart future for reconfigurable on-chip networks. Computer, 46(10):48–55. https://doi.org/10.1109/MC.2013.260
Kumar A, Peh LS, Kundu P, et al., 2007. Express virtual channels: towards the ideal interconnection fabric. ACM SIGARCH Comput Archit News, 35(2):150–161. https://doi.org/10.1145/1273440.1250681
Kumar S, Jantsch A, Soininen JP, et al., 2002. A network on chip architecture and design methodology. Proc IEEE Computer Society Annual Symp on VLSI. New Paradigms for VLSI Systems Design, p. 117–124. https://doi.org/10.1109/ISVLSI.2002.1016885
Lan YC, Lin HA, Lo SH, et al., 2011. A bidirectional NoC (BiNoC) architecture with dynamic self-reconfigurable channel. IEEE Trans Comput-Aided Des Integr Circ Syst, 30(3):427–440. https://doi.org/10.1109/TCAD.2010.2086930
Li J, Qin CQ, Sun XC, 2023. An efficient adaptive routing algorithm for the co-optimization of fault tolerance and congestion awareness based on 3D NoC. Microelectron J, 142:105989. https://doi.org/10.1016/j.mejo.2023.105989
Matos D, Concatto C, Kreutz M, et al., 2011. Reconfigurable routers for low power and high performance. IEEE Trans Very Large Scale Integr (VLSI) Syst, 19(11):2045–2057. https://doi.org/10.1109/TVLSI.2010.2068064
Nguyen HK, Tran XT, 2019. A novel reconfigurable router for QoS guarantees in real-time NoC-based MPSoCs. J Syst Archit, 100:101664. https://doi.org/10.1016/j.sysarc.2019.101664
Nicopoulos CA, Park D, Kim J, et al., 2006. ViChaR: a dynamic virtual channel regulator for network-on-chip routers. Proc 39th Annual IEEE/ACM Int Symp on Microarchitecture, p. 333–346. https://doi.org/10.1109/MICRO.2006.50
Ouyang YM, Sun CL, Jia BY, et al., 2021. Architecting a priority-based dynamic media access control mechanism in wireless network-on-chip. Microelectron J, 116:105218. https://doi.org/10.1016/j.mejo.2021.105218
Ouyang YM, Sun CL, Li RF, et al., 2023. Transit ring: bubble flow control for eliminating inter-ring communication congestion. J Supercomput, 79(2):1161–1181. https://doi.org/10.1007/s11227-022-04712-z
Oveis-Gharan M, Khan GN, 2016. Efficient dynamic virtual channel organization and architecture for NoC systems. IEEE Trans Very Large Scale Integr (VLSI) Syst, 24(2):465–478. https://doi.org/10.1109/TVLSI.2015.2405933
Oveis-Gharan M, Khan GN, 2020. Reconfigurable on-chip interconnection networks for high performance embedded SoC design. J Syst Archit, 106:101711. https://doi.org/10.1016/j.sysarc.2020.101711
Qian ZL, Abbas SM, Tsui CY, 2015. FSNoC: a flit-level speedup scheme for network on-chips using self-reconfigurable bidirectional channels. IEEE Trans Very Large Scale Integr (VLSI) Syst, 23(9):1854–1867. https://doi.org/10.1109/TVLSI.2014.2351833
Said M, Sarihi A, Patooghy A, et al., 2021. Novel flexible buffering architectures for 3D-NoCs. Sustain Comput Inform Syst, 29:100472. https://doi.org/10.1016/j.suscom.2020.100472
Seitanidis I, Psarras A, Chrysanthou K, et al., 2015. Elasti-Store: flexible elastic buffering for virtual-channel-based networks on chip. IEEE Trans Very Large Scale Integr (VLSI) Syst, 23(12):3015–3028. https://doi.org/10.1109/TVLSI.2014.2383442
Stensgaard MB, Sparsø J, 2008. ReNoC: a network-on-chip architecture with reconfigurable topology. Proc 2nd ACM/IEEE Int Symp on Networks-on-Chip, p. 55–64. https://doi.org/10.1109/NOCS.2008.4492725
Stuart MB, Stensgaard MB, Sparsø J, 2011. The ReNoC reconfigurable network-on-chip: architecture, configuration algorithms, and evaluation. ACM Trans Embed Comput Syst, 10(4):45. https://doi.org/10.1145/2043662.2043669
Wang HS, Peh LS, Malik S, 2003. Power-driven design of router microarchitectures in on-chip networks. Proc 36th Annual IEEE/ACM Int Symp on Microarchitecture, p. 105–116. https://doi.org/10.1109/MICRO.2003.1253187
Wang L, Liu LB, Han J, et al., 2020. Achieving flexible global reconfiguration in NoCs using reconfigurable rings. IEEE Trans Parall Distrib Syst, 31(3):611–622. https://doi.org/10.1109/TPDS.2019.2940190
Wu YB, Liu LB, Wang L, et al., 2020. Aggressive fine-grained power gating of NoC buffers. IEEE Trans Comput-Aided Des Integr Circ Syst, 39(11):3177–3189. https://doi.org/10.1109/TCAD.2020.3012170
Ye TT, De Micheli G, Benini L, 2002. Analysis of power consumption on switch fabrics in network routers. Proc 39th Annual Design Automation Conf, p. 524–529. https://doi.org/10.1145/513918.514051
Zheng H, Wang K, Louri A, 2021. Adapt-NoC: a flexible network-on-chip design for heterogeneous manycore architectures. Proc IEEE Int Symp on High-Performance Computer Architecture, p. 723–735. https://doi.org/10.1109/HPCA51647.2021.00066
Zoni D, Flich J, Fornaciari W, 2016. CUTBUF: buffer management and router design for traffic mixing in VNET-based NoCs. IEEE Trans Parall Distrib Syst, 27(6):1603–1616. https://doi.org/10.1109/TPDS.2015.2468716
Author information
Authors and Affiliations
Contributions
Chenglong SUN designed the research. Yiming OUYANG and Huaguo LIANG processed the data and drafted the paper. Chenglong SUN helped organize, revised, and finalized the paper.
Corresponding author
Ethics declarations
All the authors declare that they have no conflict of interest.
Additional information
Project supported by the National Natural Science Foundation of China (No. 62374049)
Rights and permissions
About this article
Cite this article
Sun, C., Ouyang, Y. & Liang, H. Traffic-oriented reconfigurable NoC with augmented inter-port buffer sharing. Front Inform Technol Electron Eng 25, 1322–1336 (2024). https://doi.org/10.1631/FITEE.2300458
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1631/FITEE.2300458