Skip to main content
SpringerLink
Log in

A power-aware code-compression design for RISC/VLIW architecture

  • Published:
Journal of Zhejiang University SCIENCE C Aims and scope Submit manuscript

Abstract

We studied the architecture of embedded computing systems from the viewpoint of power consumption in memory systems and used a selective-code-compression (SCC) approach to realize our design. Based on the LZW (Lempel-Ziv-Welch) compression algorithm, we propose a novel cost effective compression and decompression method. The goal of our study was to develop a new SCC approach with an extended decision policy based on the prediction of power consumption. Our decompression method had to be easily implemented in hardware and to collaborate with the embedded processor. The hardware implementation of our decompression engine uses the TSMC 0.18 μm-2p6m model and its cell-based libraries. To calculate power consumption more accurately, we used a static analysis method to estimate the power overhead of the decompression engine. We also used variable sized branch blocks and considered several features of very long instruction word (VLIW) processors for our compression, including the instruction level parallelism (ILP) technique and the scheduling of instructions. Our code-compression methods are not limited to VLIW machines, and can be applied to other kinds of reduced instruction set computer (RISC) architecture.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  • Benini, L., Menichelli, F., Olivieri, M., 2004. A class of code compression schemes for reducing power consumption in embedded microprocessor systems. IEEE Trans. Comput., 53(4):467–482. [doi:10.1109/TC.2004.1268 405]

    Article  Google Scholar 

  • Bonny, T., Henkel, J., 2009. LICT: Left-Uncompressed Instructions Compression Technique to Improve the Decoding Performance of VLIW Processors. ACM Design Automation Conf., p.903–906.

  • Brooks, D., Tiwari, V., Martonosi, M., 2000. Wattch: a framework for architectural-level power analysis and optimizations. ACM SIGARCH Comput. Archit. News, 28(2):83–94. [doi:10.1145/342001.339657]

    Article  Google Scholar 

  • Burger, D., Austin, M., 1994. SimpleScalar User’s Guide: the SimpleScalar Tool Set, Version 2.0.

  • Cuppu, V., 1999. Cycle Accurate Simulator for TMS320C62x, 8 Way VLIW DSP Processor. University of Maryland, College Park.

    Google Scholar 

  • IBM, 1998. PowerPC Code Compression Utility User’s Manual, Version 3.0.

  • Lefurgy, C., Bird, P., Chen, I., Mudge, T., 1997. Improving Code Density Using Compression Techniques. Proc. 30th Annual Int. Symp. on Microarchitecture, p.194–203. [doi:10.1109/MICRO.1997.645810]

  • Lekatsas, H., Wolf, W., 1999. SAMC: a code compression algorithm for embedded processors. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst., 18(12):1689–1701. [doi:10.1109/43.811316]

    Article  Google Scholar 

  • Liao, S., Devadas, S., Keutzer, K., 1995. Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques. Conf. on Advanced Research in VLSI, p.272–285.

  • Lin, C.H., Xie, Y., Wolf, W., 2004. LZW-Based Code Compression for VLIW Embedded Systems. Design, Automation and Test in Europe Conf. and Exposition, p.76–81.

  • Lin, C.H., Xie, Y., Wolf, W., 2007. Code compression for VLIW embedded systems using a self-generating table. IEEE Trans. VLSI Syst., 15(10):1160–1171. [doi:10.1109/TVLSI.2007.904097]

    Article  Google Scholar 

  • Netto, E.W., Azevedo, R., Centoducatte, P., Araujo, G., 2004. Multi-profile Based Code Compression. ACM Design Automation Conf., p.244–249.

  • Segars, S., Clarke, K., Goudge, L., 1995. Embedded controlproblems, Thumb and the ARM7TDMI. IEEE Micro, 15(5):22–30. [doi:10.1109/40.464580]

    Article  Google Scholar 

  • Seong, S., Mishra, P., 2008. A bitmask-based code compression technique for embedded systems. IEEE Trans. Comput., 27(4):673–685.

    Google Scholar 

  • Synopsys, 2006. PrimePower Manual, Version Y-2006.06.

  • Synopsys, 2007a. Design Compiler Reference Manual: Constraints and Timing, Version A-2007.12.

  • Synopsys, 2007b. Astro User Guide, Version Z-2007.03.

  • Synplicity, 2005. Synplicity FPGA Synthesis Synplify, Synplify Pro, Synplify Premier, and Synplify Premier with Design Planner: User Guide.

  • TI, 2006. TMS320C62xx CPU and Instruction Set: Reference Guide, SPRU731.

  • TI, 2008a. TMS320C64x/C64x+ DSP CPU and Instruction Set: Reference Guide, SPRU732H.

  • TI, 2008b. TMS320C6000 Optimizing Compiler v6.1: User’s Guide, SPRU1870.

  • Wolfe, A., Chanin, A., 1992. Executing Compressed Programs on an Embedded RISC Architecture. Int. Symp. on Microarchitecture, p.81–91.

  • Xie, Y., Wolf, W., Lekatsas, H., 2002. Code Compression for VLIW Using Variable-to-Fixed Coding. ACM Int. Symp. on System Synthesis, p.138–143.

  • Xie, Y., Wolf, W., Lekatsas, H., 2003. Profile-Driven Selective Code Compression. Design, Automation and Test in Europe Conf. and Exposition, p.462–467.

  • Yang, L., Zhang, T., Wang, D., Hou, C., 2009. Optimal-Partition Based Code Compression for Embedded Processor. IEEE 8th Int. Conf. on ASIC, p.87–90. [doi:10.1109/ASICON.2009.5351601]

Download references

Author information

Authors and Affiliations

  1. Department of Electronic Engineering, National Taiwan University of Science and Technology, Taiwan, 106, Taipei

    Che-Wei Lin, Chang Hong Lin & Wei Jhih Wang

Authors
  1. Che-Wei Lin
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Chang Hong Lin
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Wei Jhih Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Chang Hong Lin.

Additional information

Project (No. 97-2218-E-011-016-) supported by the National Science Council

Rights and permissions

Reprints and permissions

About this article

Cite this article

Lin, CW., Lin, C.H. & Wang, W.J. A power-aware code-compression design for RISC/VLIW architecture. J. Zhejiang Univ. - Sci. C 12, 629–637 (2011). https://doi.org/10.1631/jzus.C1000321

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1631/jzus.C1000321

Key words

CLC number

Search

Navigation